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[571 ABhRAcr  
A storage control system includes an apparatus and 
method for user control of a storage interface to operate 
a storage medium to store data obtained by a real-time 
data acquisition system. Digital data received in serial 
format from the data acquisition system is first con- 
verted to a parallel format and then provided to the 
storage interface. The operation of the storage interface 
is controlled in accordance with instructions based on 
user control input from a user. Also, a user status output 
is displayed in accordance with storage data obtained 
from the storage interface. By allowing the user to 
control and monitor the operation of the storage inter- 
face, a stand-alone, user-controllable data storage sys- 
tem is provided for storing the digital data obtained by 
a real-time data acquisition system. 
20 Claims, 7 Drawing Sheets 
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1 
STAND-ALONE DIGITAL DATA STORAGE 
CONTROL SYSTEM INCLUDING USER 
CONTROL INTERFACE 
ORIGIN O F  THE INVENTION 
The invention described herein was made by employ- 
ees of the U.S. government and may be manufactured 
and used by or for the government for governmental 
purposes without the payment of any royalties thereon 
or therefore. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention is directed to a storage control 
system and, more particularly, to a digital data storage 
control system that utilizes a storage interface to con- 
trol the storage of digital data on a storage medium 
under the control input by a user. 
2. Description of the Related Art 
A system is desirable that provides a cost effective 
way to store a large volume of data from a variety of 
sources. This is a particularly significant objective in the 
field of real-time data acquisition. For example, a sys- 
tem is desired that is capable of storing over 5 gigabytes 
of digital data. The only known previously available 
systems able to store this quantity of data have been 
specialized magnetic tape units which use IEEE-488, 
RS-232 or a customized I/O port to transfer data to a 
reduction computer. However, these prior systems 
have been very expensive due both to initial purchase of 
the system and to cost of the storage media. Also, it has 
been difficult to transfer data with these systems be- 
cause of slow transfer rates of the IEEE-488 and RS- 
232, and because of the time consuming interface to the 
customized I/O port. 
Storage interfaces do exist, such as the SCSI (Small 
Computer Systems Interface), with high transfer rates 
and the ability to utilize high data capacity storage 
media. However, these interfaces are designed to accept 
instructions from a computer, traditionally to perform 
operations such as a backup operation, as in the case of 
the SCSI. As such, no means are currently available by 
which a user can control the storage interface to per- 
form the high speed, high capacity storage which is 
desired, for example, to record data obtained in real- 
time data acquisition. Thus, a system is desired which 
provides a user with the ability to control the operation 
of a storage interface so as to control a high speed, high 
capacity storage operation. 
SUMMARY OF THE INVENTION 
An object of the invention is to provide user control 
of a storage interface operating a storage media to con- 
trol the storage of digital data as desired. 
Still another object of the invention is to provide a 
storage control interface with instructions necessary to 
obtain, record, play, drive select and run number setting 
operations. 
Another object of the invention is to provide a status 
output to a user indicating operation details of the stor- 
age of digital data obtained by an existing storage inter- 
face. 
A final object of the invention is to provide a storage 
control system capable of obtaining cost-effective, high 
quantity storage of digital data at a high transfer rate. 
The present invention obtains the above and other 
objects by providing a digital data storage control sys- 
2 
tem that allows the user to utilize a storage interface to 
control the storage of digital data on a storage medium. 
The storage control system includes an apparatus or a 
method for controlling a storage interface to operate a 
5 storage medium to store data obtained by a real-time 
data acquisition system. Digital data received in serial 
format from the data acquisition system is first con- 
verted to a parallel format and then provided to the 
storage interface. The operation of the storage interface 
10 is controlled in accordance with instructions based on 
user control input from a user. Also, a user status output 
is displayed in accordance with the storage operations 
performed by the storage interface. By allowing the 
user to control and monitor the operation of the storage 
l5 interface, the present invention provides a stand-alone, 
user-controllable data storage system capable of high- 
speed, high density storage of the digital data obtained 
by a real-time data acquisition system. 
These and other features and advantages of the stor- 
2o age control system of the present invention will become 
more apparent with reference to the following detailed 
description and drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a block diagram which illustrates the appa- 
ratus for controlling the storage interface to operate the 
storage medium in accordance with the present inven- 
tion; 
FIG. 2 is a block diagram illustrating a preferred 
30 embodiment of the storage control system of the present 
FIG. 3 is a block diagram illustrating the data input 
FIG. 4 is a block diagram illustrating the micro- 
FIG. 5 is a front view of the user control device from 
FIG. 6 is a flowchart of the overall process per- 
40 formed by the storage control system of the present 
invention; 
FIG. 7 is a diagram illustrating the data flow through 
the computer storage system of the present invention, in 
accordance with the general process in FIG. 6 which is 
FIGS. 8 , 9  and 10 are flowcharts of the process per- 
formed by the microprocessor units in the preferred 
embodiment of the storage control system of the present 
invention; and 
In the drawings, parts that are the same as those 
shown in previous figures are given the same reference 
numbers. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
As discussed, the present invention provides a storage 
control system for controlling a storage interface to 
operate a storage medium so as to store data obtained by 
a real-time data acquisition system in accordance with 
FIG. 1 is a diagram which illustrates the apparatus for 
controlling the storage interface to operate the storage 
medium in accordance with the present invention. In 
FIG. 1, the data input device 2 receives digital data in 
65 serial format from a data acquisition system and con- 
verts the serial format digital data to a parallel format. 
By converting the digital data to parallel format, the 
data input device allows the present invention to con- 
25 
invention; 
device 2 of FIG. 2 in greater detail; 
processor unit 8 of FIG. 2 in greater detail; 
FIG. 2 in greater detail; 
35 
45 executed by the storage control device 8; 
50 
55 
60 the input of a user. 
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trol storage of data acquired in any data acquisition sion of the digital data. The digital data is then provided 
system that provides the digital data in serial format. An to the upper 8 bit 32 and lower 8 bit 34 of FIFO buffer 
example of such a data acquisition system is the digital 1 and to the upper 8 bits 36 and lower 8 bit 38 of FIFO 
acoustic measurement system described in A FieZd De- buffer 2. The digital data in the FIFO buffer 1 is pro- 
pZoyabZe DigitaZ Acoustic Measurement System, by David 5 vided to the SCSI card 12 and the digital data in the 
L. Gray, Kenneth D. Wright and Wayne D. Rowland, FIFO buffer 2 to the SCSI card 14. 
available from NASA Langley Research Center. The Address decoding hardware is also provided so that 
digital data is provided to the storage interface 4, which the serial data obtained from the data acquisition system 
operates the storage of digital data on the storage me- can be provided along multiple channels. For example, 
dium 6. The storage interface is, for example, an SCSI 10 in the preferred embodiment the 16 bit serial data is 
(Small Computer Systems Interface) interface, but it provided to the serial to parallel converter 30 along 20 
could also be a DSSI (Digital Storage System Inter- channels. To ensure that the FIFO buffers 1 and 2 send 
face), an IEEE-488 (a standard IEEE reference) or a the digital data to the SCSI cards only one byte at a 
VME (also a standard IEEE reference which is refer- time, the upper and lower 8 bit comparators 40 and 42 
enced as IEEE P1014/P1.2). All such interfaces can be 15 are provided. Each of the comparators 40 and 42 re- 
referenced or readily obtained through the purchase of ceives input from an address bus and also a hardwired 
cards, such as the SCSI interface card. One or more address. For example, when the address on the address 
such cards can be provided. The storage medium itself bus corresponds to the specific hardwired address pro- 
is, for example, one or more 8 mm. helical scan tape vided to the upper 8 bit comparator 40, the output to the 
drives, but could also be any storage medium, such as an 20 upper 8 bit 32 of FIFO buffer 1 and upper 8 bit 36 of 
optical disk. The use of the storage interface such as an FIFO buffer 2 allow the upper 8 bit digital data for each 
SCSI renders the storage control system flexible as to of the two buffers to be sent to the SCSI cards 12 and 
storage media and capable of accommodating future 14, respectively, at that time. When the address on the 
developments in storage devices. The storage control address bus corresponds to the specific hardwired ad- 
device 8 controls the operation of the storage interface 25 dress provided to the lower 8 bit comparator 42, the 
in accordance with user control input from the user output to the lower 8 bit 34 of FIFO buffer 1 and the 
control device 10. Specifically, the storage control de- lower 8 bit 38 of FIFO buffer 2 allow the lower 8 bit 
vice receives user control input, such as a play request, digital data to be provided to the SCSI cards 12 and 14, 
and provides instructions to the storage interface, such respectively, at that time. 
as read instructions, to perform the storage operations 30 FIG. 4 is a diagram illustrating the microprocessor 
necessary to honor the request by the user. Also, the unit 24 in greater detail. Because the microprocessor 
storage control device can obtain information from the units 24 and 26 are identical in the preferred embodi- 
storage interface necessary to provide the user control ment and perform the Same function, it should be noted 
device with status information to be displayed regard- that the microprocessor unit illustrated in FIG. 4 also 
ing the status of the storage devices and operations. 35 describes the microprocessor unit 26. A 68,000 micro- 
Since the user control device allows the user to control processor 50 is provided which executes the control 
and monitor the storage operations by using the storage necessary to control the SCSI card 12 in accordance 
control device to control the storage interface, a stand- with the user input from the user control device 10. An 
alone user controllable data storage system is obtained. EPROM 52 is provided which stores the control pro- 
FIG. 2 is a diagram illustrating a preferred embodi- 40 gram executed in the 68,000 microprocessor 50, in 
ment of the storage control system of the present inven- 68,000 machine language code. This program is, for 
tion. In FIG. 2, two SCSI cards 12 and 14 are provided example, hard coded into the EPROM after assembling 
as the storage interface 4. The SCSI cards 12 and 14 a 68,000 assembly language program with an assembler 
each control tape drives 16 and 18, respectively. The such as an AUDLET 68000 assembler, running on a 12 
D/A banks 20 and 22 are provided to the tape drives 16 45 MHz 286 computer with a DOS operating system. The 
and 18, respectively, to monitor the data going onto the assembly language program is converted into machine 
tape drives 16 and 18 during a record operation and code by, for example, an ORION UNILAB 8620, the 
coming off of the tape drives 16 and 18 during a play machine code is burned into the EPROM 52. One exam- 
operation. Two microprocessor units 24 and 26 are ple of an assembly language program written to provide 
provided as the storage control device 8, the two micro- 50 the control program in the preferred embodiment is 
processor units 24 and 26 corresponding to the two provided at the end of the detailed description and 
SCSI cards 12 and 14, respectively. The use of either or before the claims in this application, in accordance with 
both tape drives 16 and 18 can be selected by the user M.P.E.P. 680.05. A RAM 54 is provided for storing the 
via the user control device 10. For example, when the executable portions of the control program obtained 
tape drive 16 is selected, the microprocessor unit 24 is 55 from the EPROM during the execution of the control 
active to control the SCSI card 12 to perform storage program by the 68,000 microprocessor 50.1/0 ports 56 
operations involving the tape drive 16. By providing are provided for outputting interface control instruc- 
two separate workable storage systems in the preferred tions from the 68,000 microprocessor 50 to the SCSI 
embodiment, both units may be run in a synchronized card 12 in accordance with the control program, and 
manner so as to create a backup in real time. Also, if a 60 for inputting information from the SCSI card 12 which 
malfunction develops with one of the tape drives 16 or can be converted to status information by the control 
18, then the other drive can be used independently until program executed by the 68,000 microprocessor 50 and 
the problem is resolved. then output to the user control device 10 via the 1/0 
FIG. 3 is a diagram illustrating the data input device ports 56. 
2 in greater detail. A serial to parallel converter 30 is 65 FIG. 5 is an illustration of the user control device 10 
provided which receives 16 bit serial data from the data in the preferred embodiment of the storage control 
acquisition system, and receives inputs from a bit clock system in the present invention. In the preferred em- 
and word clock to perform the serial to parallel conver- bodiment, the user control device is a user display and 
5 
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control panel with conventional digital switches for 
user input and conventional light displays such as LEDs 
for displaying status information. Drive select switches 
60, 62 and 64 are provided for selecting which of the 
tape drives 16 and 18 will be accessed to perform the 5 
storage operations corresponding to the digital data 
obtained from the data acquisition system. The drive 
select switch 60 selects tape drive 16, the drive select 
switch 62 selects tape drive 18 and the drive select 
switch 64 selects both tape drives 16 and 18. A load/un- 10 
load switch 66 is provided for performing a load or 
unload operation for the tape drive selected. A format 
switch 68 is provided for requesting a format operation 
when the drive selected is blank. In such a case, a run 
number can be set identifying the digital data that will l5 
be recorded on to the blank drive by setting the set run 
number switch 70 and turning the run number dials 72 
to the run number desired. The record switch 74 is 
provided to request a recording operation. This opera- 
tion is performed until the stop switch 76 is selected. 
When the tape on the drive selected is not blank but 
has already been recorded on, a play operation may be 
selected. The play switch 78 is provided for requesting 
this play operation. A forward space switch 80 and 
reverse space switch 82 are also provided for position- 
ing the tape in the selected drive so that the play opera- 
tion is performed at a desired tape location. The play 
operation is performed until the stop switch 76 is oper- 
ated to request termination of the play operation. 
Status lights 84 are provided for indicating the status 
of each of the channels and the drives. The status lights 
are only active during the record operation. They are 
controlled by digital logic gates which receive the serial 
data for each channel as input and provide output to 35 
each status light. If data is being received from any 1 of 
the maximum of 20 channels, then the logic gates enable 
an inactive channel status light for each channel that is 
not receiving data to the data input card. Inactive chan- 
nels have a full scale positive DC level on the output of 
the inactive channels FIFO’s. The user selects whether 
this channel is to be put on storage media or if it is to be 
ignored such that the inactive channel is skipped. 
Also, the amount of tape remaining is indicated on the 
light display 86. The tape remaining is calculated by the 45 
microprocessor 50 (FIG. 4) and periodically updated, as 
will be explained. 
Status lights (i.e., a, 624 64q Mu, 6&, 7Oa, 74a, 
76~2, 7&, 8oa and 820) are provided for indicating the 
status of each of the storage functions. Each switch 50 
associated with a storage function (Le., 60,62,64,66,68, 
70,, 74, 76, 78, 80 and 82) has a status light positioned 
adjacent to it such that the light indicates whether the 
function controlled by the switch is available to the 
user. 55 
FIG. 6 shows the overall process performed by the 
storage control system of the present invention. As 
previously noted, control of the storage interface 4 is 
performed by the storage control device 8 in accor- 
dance with inputs from the user control device, such as 60 
those described in the preferred embodiment descrip- 
tion in FIG. 5. Before describing in detail the control 
operations performed by the storage control device in 
accordance with the preferred embodiment, however, 
the control process in general will be described, since 65 
the general user control of the storage operations per- 
formed by the storage interface can be embodied in the 





In FIG. 6, user control input is first obtained (90) 
from the user control device 10. Then, the storage inter- 
face 4 is controlled (92) in accordance with the user 
control input provided. Specifically, instructions are 
provided to the storage interface 4 which are of the type 
and format that the storage interface 4 is designed to 
receive. If the user control input is not of the type re- 
quiring digital data to be received from the data acquisi- 
tion system, then the storage control device continues 
to obtain user control input (90). If the user control 
input requests storage operations requiring that digital 
data is obtained from the data acquisition system, then 
the digital data is obtained (94) in a serial format and 
converted 96 to a parallel format. The control process is 
provided as a loop, so that user control input is once 
again continually obtained 90. 
FIG. 7 is an illustration of the data flow through the 
computer storage system of the present invention in 
accordance with the general process in FIG. 6 which is 
executed by the storage control device 8. The storage 
control device 8 obtains requests from the user control 
device 10. The storage control device sends commands 
to the storage interface 4 which instruct the storage 
interface 4 to perform storage operations necessary to 
realize the requests obtained from the user control de- 
vice 10. Depending on the commands sent by the stor- 
age control device 8, the storage interface 4 reads or 
writes data to or from the storage medium 6, or obtains 
the data from the data input device 2, as shown by the 
data flow lines on FIG. 7. 
FIGS. 8, 9 and 10 show the process in detail that is 
performed by the microprocessor units 24 and 26 in the 
preferred embodiment of the storage control system of 
the present invention. The process described in FIGS. 
8-10 corresponds to the preferred embodiment appara- 
tus shown in FIGS. 2-5. As earlier noted, one example 
of an assembly language program which can be assem- 
bled into machine code to be hard coded onto the 
EPROM 52 in the microprocessors 24 and 26, is pro- 
vided in the Appendix to this application. All steps 
shown in FIGS. 8-10 are performed by execution of the 
control program in the storage control device 8. 
In FIG. 8, a wait instruction is fmt sent 100 to inform 
the user control device that the storage device is await- 
ing a drive select request. When the drive has been 
selected by the user via the user control device by oper- 
ating switches 60, 62 or 64, the selected drive is ob- 
tained 102 from the user control device by the storage 
control device. Then, the storage control device sends a 
wait instruction indicating to the user control device 
that the storage control device is awaiting a load re- 
quest. Upon operation of the load/unload switch 66 in 
the user control device 10, the storage control device 
obtains 106 the load request from the user control de- 
vice 10 and sends 10% the appropriate load instructions 
to the SCSI interface to perform the load operation 
desired. If the storage medium is blank then a wait in- 
struction is sent 112 to the user control device indicat- 
ing that the storage control device awaits a format re- 
quest. Upon user selection of a format request by oper- 
ating the format switch 68 on the user control device 10, 
the format request is obtained 114 from the user control 
device 10 and appropriate formatting instructions are 
sent to the SCSI interface to perform the operations 
necessary to obtain the desired format operation. Then, 
a wait instruction is sent 118 to the user control device 
to await a run number selection, and when the run num- 
ber has been selected via the set run number switch 70 
- 
5.375,221 - 7 -  
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and run number dial 72, the run number is obtained 120 
and instructions are sent 122 to the SCSI interface to 
write the run number on to the tape on the selected 
drive. Next, a wait instruction is sent 124 to the user 
control device indicating that a record request is 
awaited. When the record switch 74 is operated, the 
record request obtained 126 from the user control de- 
vice. A timer is started 127 used to calculate the amount 
of tape remaining. Then, appropriate write instructions 
are sent 128 to the SCSI interface to perform the desired 
record operation. A wait instruction is sent 130 to the 
user control device indicating that a stop request is 
awaited. Then, the microprocessor calculates the total 
time available on a blank storage media based on the 
following formula 
INITIAL TOTAL TIME = 
TOTAL KNOWN CAPACITY OF STORAGE MEDIA 
DATA TRANSFER UTE 
the data transfer rate is set by the user before recording 
begins. A timer in the microprocessor 50 starts to count 
when record is initiated and ends when the record pro- 
cess is stopped. The running time of the timer is sub- 
tracted from the initial total time and the display is 
updated 131 every minute by the microprocessor. The 
recording operation continues until the stop switch 76 is 
operated and the stop request is obtained 132 from the 
user control device. Then, a wait instruction is sent 134 
to the user control device to await a record or unload 
instruction. If 136 an unload request is indicated by 
selection of the load/mIoad switch 66, then control 
returns to step 100 and proceeds as described above. If, 
however a record request is obtained at 136, control 
returns to step 118 and proceeds as described above. 
The case has been described where the storage me- 
dium is found to be blank at step 110. When the storage 
medium has been recorded on, however, control pro- 
ceeds to step 138. A wait instruction is sent 138 to the 
LAR 14651-1 
8 
user control device to await a play request. Upon opera- 
tion of the play switch 78, the play request is obtained 
140 from the user control device and appropriate read 
instructions are sent 142 to the SCSI interface. A wait 
5 instruction is sent 144 to the user control device to await 
a stop request, and the play operation continues until 
the stop switch 76 is operated and the stop request is 
thereby obtained 146 from the user control. A wait 
instruction is then sent 148 to the user control device to 
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forward, reverse or unload request is obtained 150 from 
the user control device through operation of either the 
forward space switch 80, reverse space switch 82 or 
load/unload switch 66, and the appropriate instructions 
are sent 152 to the SCSI interface to perform the desired 
operation. If 154 the user input was a forward or reverse 
request, then control returns to step 138 once the stor- 
age control device has obtained the desired forward 
space or reverse space operation via the storage inter- 
face. If, however the user input was an unload request, 
then control returns to the beginning of the process at 
step 100. 
By executing the process described above, the stor- 
age control device allows the SCSI interface to be uti- 
lized as a stand-alone, user-controllable data storage 
system for storing digital data obtained by a real-time 
data acquisition system. Although the preferred em- 
bodiment for obtaining the storage control device of the 
present invention has been described above, the present 
invention is not limited to this single embodiment, and 
may be embodied in many different forms without de- 
parting from the general concept of providing storage 
control of an existing storage interface in accordance 
with storage operation requests input by a user. 
An example of the assembly language program which 
can be converted into the control program stored in the 
EPROM 52 and executed by the microprocessor 50 in 
accordance with the preferred embodiment of the pres- 
ent invention, is provided below. 
PATENT APPLICATION 
no resistors on pork= 
*port 3a to submode lx 
*PORT 3B TO SUBMODE IX 
*port 3b bit 1 in 2 out 
*reset port 3b 
*set port 2a to submode lx 
*port 2a bit 0 7 outputs 
*set port 2b to submode lx 
*port 2b all outputs 
*port lb to submode, lx 
*bit 4 input 
*port 3a bit 0-6 outputs 
*clear all lines port 2a 
*clear all lines port 2b 
*clear all lines port 3a 
*preset lb to all ones 
*reset daves boards 





m0ve.b # $ 0 0 , $ 1 A 0 0 1 1  *remove kens reset(non-d/a) 
m0ve.b #$ff,$41401 *initialize hi time byte 
m0ve.b #$ff,$41403 *initialize mid time byte 
m0ve.b #$ff,$41405 .*initialize low time byte 
m0ve.b $A0011,dl *load port a into dl 
MOVE. B $41500 I D2 
BNE NXTCONT *CHECK I F  1ST TIME B I T  SET 
’ W D . B  #$FF, D2 
MOVE. B #$FF,$41500 *LOAD FOR DETECT OF FIRST TIME 
move. b #$oo I d3 
move. b #$ea, d2 *load d2 with reg2 
bsr wreg *write to reg 2 
move. b #$e9 I d2 *load d2 with reg 4 
move. b #$02 I d3 
bsr wreg 
bra chkbsy 
*set L5380 to be initiator 
*load d3 with data for reg 2 
*choose S C S I  ID 
*load d3 with data for reg 4 
*go through selection phase to command phase 
RT1 bsr comm 
*start SCSI command OOh (TEST UNIT READY) 
*subroutine t o  send test unit ready ( O O h )  command 
#$OO d3 *load D3 with bvte 0 
chkbsy 















































#$oo I d3 
RT1 
#$7e, d2 
#so3 I d3 
WREG 
HNDREAD 
#$02 I d4 
CHXBSY2 
#$f e, d2 













*send byte 0 
*load D3 with 
*send byte 1 
*load D3 with 
*send byte 2 
*load 03 with 
*send byte 3 
*load D3 with 
*send byte 4 
*load D3 with 







*load d2 w/reg. 3 
*ld d3 w status 0 











chkbsy3 move. b #$  f e, d2 
move. b #$Of, d3 
bsr wreg 
bsr hndread 





























































#$OO I $1A0013 
#$00,$1A0011 

































*port 3a bit 0-6 outputs 
*port 2a bit 0 4 outputs 
*reset daves boards, 
*reset kens boards 
*RESET DAVES BDS 
*remove reset sel. rec/ply gp 
*RESET LOOP COUNT B I T  
*remove kens reset(non-d/a) 
*set bits for tape drv selection 
*ASSERT GP SEL BIT 
*assert write bit 
*go into read mode 
*chk for led set 
*WAIT FOR BKUP.* UNT. RDY 
*RESET PRIM RDY BIT 
*port 2b all inputs 
*drv 1 & 2 
*store mult. in RAM 
*BLANK TAPE MIN REMAINING 
*BLANK TAPE HOURS REMAINING 























#$6f1$120007 *eop input 
#$00,$41000 *store mult. in RAM 
#$02,$1A0007 *BIT 2 &4 OUT 1 & 3 IN 
#$OO,$la0005 
$lA0013,D4 
#$08 I D4 
QUITLP 
$lA0013,D4 




# $ o l  I D4 
PRIMOUT 
#$00,$1A0013 *reset bkup BKUP 
INAC 
















































$a0035 I d5 
swdly2 0 
# s o l  I d5 
BEGIN 
$A0013 I dl 





#$OO I $4 13 03 
#$05,$A0011 
SRDSPLY 
$410.00 , d3 
#$f f , d2 
D2 I D3 






#$84 , d4 
sync2 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
*start counter 
*check for zero detect 
*proceed after..'4 seconds 
*drv 1 
*store mult. in RAM 
*BLANK TAPE HOURS REMAINING 
*BLANK TAPE MIN REMAINING 
*RESET SW. BOARDS 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*reset sw. boards 
*reset flip flop 
*remove flip flop reset 
*set load led bit 
*set write bit 
*reset write bit 
, 
15 












bkwt4 0 move. b 


























D3 I $A0005 
$A0011 I dl 












































#$03 , d3 
WREG 
HNDREAD 







D2 I D3 
















*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*load 2a into dl 
*mask ld/unld 
*wait for sw. depression 
*reset daves +Is 
*WAIT FOR BXUP. UNT. RDY 
*RESET PRIM RDY BIT 
*load d2 w/reg.3 
*ld d3 w status 0 
*check for good status 
*hndshk msg.in 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*turn on load led 
*SET WRITE BIT 
*RESET WRITE BIT 
*recall mult. 
*I/O CTRL CODE 


















































































































#$f f , d4 
BLKGP 
#$fe,d2 





*hndshk msg . in 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*send fwdspace 
*load d2 w/reg, 3 
*Id d3 w status 0 
*check for good status 
*branch to blk gp tape 
*hndshk msg.in 
*BRANCH TO REC TAPE GP 
5,375,221 
20 
CONDITION BEFORE EACH COMMAND ? 
19 






























































bkwt3 move. b 
and. b 









#SO1 , d4 
bkwt2 
#$00,$1A0013 
$41000 I d3 
#$FF, d2 
D2 I D3 















#$01 I d4 
bkwt4 2 
#SO0 I $1A0013 
$41000 I D3 
#SO0 I D2 
D2 I D3 
D3 , $A0007 
$A0013 ,D1 





#$01 I D3 
BSCWT3 
#$02,$1A0013 
#So l  I d4 
$la0013,d4 
*MSG. IN AFTER SPACE STATUS 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*PORT 2A ALL OUTPUTS . 
*RESET DAVES BDS 
*REMOVE RESET 
*SET FORMAT BIT 
*SET GP SEL 
*WRITE BIT SET 
*GO I N T O  READ MODE 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*RESET DAVES BDS 
*FORMAT TAPE 





MOVE. B #$00,$1A0013 *RESET PRIM RDY BIT 



























































$41000 , D3 
#$FF , D2 
D2 , D3 
D3,$A0005 . 
$41000,D3 
#$FF , D2 
D2 , D3 
D3 , $A0007 
#$lC,$A0011 
$41301, D4 











#$OO I $A0013 
$41000,D3 
#$FF I D2 
D2 , D3 




#$FF I d2 
D2 I D3 
D3 I $A0007 
$1A0013 , D3 








#$06 I $A0011 
#$04,$A0011 
$a0013 , d4 
#$40,d4 
sync4 
*branch to sample rate proc. 
*branch to run no. sel. proc. 
*RECALL MULILPIER 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET SAMPLE GROUP 
*LOAD HRS FROM RAM TO D4 
*SEND HRS TO PORT 
*SET UP FOR HIGH BYTE 
*SET TIME LATCH 
*RESET WRITE BIT 
*LOAD MIN FROM RAM 
*SEND MIN TO PORT 
*SET U p  FOR LOW BYTE 
*SET TIME LATCH 
*RESET WRITE BIT 
*RESET TIME LATCH 
‘kRESET TIME LATCH 
*RECALL MULTIPLIER 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*RESET SW. BOARDS 
*PLACE BDS.INT.0 RCD GP MODE 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*SET RUN # SELECT BIT 


















































































#SO0 , $1A0013 
$41000 , D3 
#So0 , D2 
D2 ; D3 
D 3 ,  $A0007 
$A0013 ,D1 
#$40 , D1 
RSELWT 
#$05,$A0011 
$41000 , d3 
#$FF , d2 
D2, D3 
D3 , $A0007 
#$20 , $A0013 
#$06,$A0011 
#$04,$A0011 








#$01 , d4 
bkwt45 
#$OO , $1A0013 
$41000 , D3 
#$OO , D2 
D2 , D3 
D3 , $A0007 
$A0013 , D1 
#$20 , D1 
RSETWT 
#$05,$A0011 
$41000 , d3 
#$FF, d2 
D2, D3 





#SO0 , d2 
D2, D3 
D3 , $A0007 
$a0013 , d4 
24 
*WAIT FOR BKUP. UNT. RDY 
I 
*RESET PRIM RDY BIT 
*RESET DAVES BDS 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET RUN # SET BIT 
*SET WRITE BIT 
*READ MODE 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*RESET DAVES BDS 
*I/O CTRL CODE 
*recall mult. 
*SEND TO PORT ADDR 
*SET REC AND REW BITS 
*SET WRITE BIT 
*READ MODE 
*recall mult. 
*I/O CTRL CODE 

















































$41000 I d3 
#$OO I d2 
D2 , D3 















*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*recall mult. 
* I / O  CTRL CODE 
*SEND TO PORT ADDR' 
*RESET DAVES BOARDS 
*REMOVE RESET 
*LOAD SW. COND . 
*RESET DAVES BOARDS 
*REMOVE RESET 







































*set phase to match (data out) 
*SEE PRINTOUTS 
BSCWT5 MOVE. B $1A0013,D3 
BSR B3 
AND.B #sol I D3 
BEQ BSCWT5 
MOVE. B #$02,$1A0013 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
*start counter 
*check for zero detect 
*proceed after 4 seconds 
*WAIT FOR BKUP UNT. RDY 
*SET UNIT RDY BIT 
*reset prim rdy bit 
*RESET DAVES BDS 
*send write 







































$4 10 0 0, d3 
#$FF I d2 
D2 I D3 
D3 , $A0007 
#$ff,$a0005 
#$48,$A0013 
#$06 , $A0011 
#$04,$A0011 
$41000 , d3 
#$OO , d2 
D2 , D3 
D3 I $A0007 
$A0013 , D1 
#$40 , D1 
REWWT2 
RSEL2 





#$O8 I D1 






and. b # S O 1  , d5 
beq swdly5 
BSR RWD 
AND.B #$01 , D3 
BEQ BSCWT6 
M0VE.B #$02,$1A0013 




swdly5 move. b $a0035 , d5 
BSCWT6 MOVE. B $1A0013,D3 
bkwt6 move. b $la0013,d4 
noP 
*START OF REWIND SUBROUTINE 
RWD BSR corn 
BSR REWIND 
bsr wa i tsub 
move. b #$FF, d2 
AND.B D2 , D3 
UNLD move. b $41000 , d3 
*RESET DAVES BOARDS 
*recall mult . 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*add for resistor removal 
*SET REW &RUN SEL. BITS 
*SET WRITE & GP SEL 
*READ 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*MASK RUN SEL BITS 
*BRANCH TO RUN# SEL 
*MASK REWIND BIT 
*RESET DAVES BOARDS 
fmk 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
*start counter 
*check for zero detect 
*proceed after 4 seconds 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*GO THROUGH SELECTION 
*recall mult. .. 










M0VE.B D3,$A0005 *SEND TO PORT ADDR 
M0VE.B #$88,$A0011 *SET UNLOAD LED 
move. b #$FF, d2 *I/O CTRL CODE 
AND.B D2 ,D3 
MOVE. B D3, $A0007 *SEND TO PORT ADDR 














#$8a,$A0011 *SET WRITE BIT 
#$88,$A0011 *set read mode 
$41000, d3 *recall mult. 







*SEND TO PORT ADDR 
M0VE.B ' $A0011,D1 





MOVE. B $1A0013,D3 




and. b #So l ,  d4 
bne bkwt8 
NOP 
M0VE.B #$00,$1A0013 *RESET PRIM RDY BIT 
M0VE.B #$OA,$lA0007 
M0VE.B #$00,$1A0013 *SET COMPLETED LOOP BIT 
NOP 















#$01,$a0021 *start counter 
$a0035, d5 *check for zero detect 
#$01, d5 
swdly50 *proceed after: 4 seconds 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
BEGIN 
*Subroutine to write two long filemarks 
B1 noP 
*bl bsr COMM *go through selection 
* bsr FILEM *write two long filemarks 
BSCWT9 MOVE. B $1A0013,D3 






MOVE. B #$02,$1A0013 
move. b $la0013,d4 
and.b #$01 d4 
bne bkwt9 
NOP 
M0VE.B #$00,$1A0013 *RESET PRIM RDY BIT 
rts 
*end subroutine format 
*PROCEDURE FOR INPUT OF SAMP. RATE,OUTPUT TIME REM.(only for blank 
*tape) 













































RATE5 MOVE. B 







$41000 , D3 
#SO0 , D2 
D2 , D3 
D3 , $A0007 







$A0013 , D5 


















SRD S PLY 
#so2 , ~5 
$A0013 , D5 






$A0013 , D5 





*I/O CTRL CODE 
*SEND TO PORT ADDR 
*RECALL MULIPLIER 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*RESET DAVES BDS 
*REMOVE RESET 
*SELECT SAMPLE GROUP HI BYTE 
*CHECK FOR 781 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS REMAINING 
*BLANK TAPE MIN REMAINING 
*CHECK FOR 1562 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS REMAINING 
*BLANK TAPE MIN REMAINING 
*CHECK FOR 2344 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS FtEMAINING 
*BLANK TAPE MIN REMAINING 
*CHECK FOR 3125-SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS REMAINING 
*BLANK TAPE KIN REMAINING 
*CHECK FOR 3906 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 





RATE6 MOVE. B 
























RATE8 MOVE. B 
















$41000 I D3 
#$FF I D2 
D2,D3 


















*BLANK TAPE MIN REMAINING 
*CHECK FOR 4888 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS REMAINING 
*BLANK TAPE MIN REMAINING 
*RECALL MULTIPLIER 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*RESET SW. BOARDS 
*CHECK FOR 5469 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS REMAINING 
*BLANK TAPE MIN REMAINING 
*CHECK FOR 6250 SAMPLE RATE 
*ITERATIONS PER MIN CHANGE 
*BLANK TAPE HOURS REMAINIXG 
*BLANK TAPE MIN REMAINING 























bkwt50 move. b 
$41303 ,D7 
#$01 I D 5  
D5, D7 
minrs t  
D7,$41303 
SRDSPLY 














LOW BYTE (MIN) 
OF MIN COUNT 
TIME 
*SET UNIT RDY 
*DEC HR COUNT 
*RESET MIN TO 




*WAIT FOR BKUP. UNT. RDY 




and. b #$Ol,d4 
bne bkwt50 
noP 
m0ve.b #$00,$la0013 *reset rdy bit 

























#$00,$1a0021 *setup timer ctrl reg 
$41405,$la002b *low byte of count 
$41403,$1a0029 *mid byte 
















*load D3 with byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 : 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*check status and message in 
*delay to allow write after write fmk 
m0ve.b #$oO,$aOO21 *setup timer ctrl reg. 
m0ve.b #$aa,$a002b *low byte of wait count 
m0ve.b #$aa,$a0029 *mid byte of wait count 
m0ve.b #$10,$a0027 *high byte of count reg 
move. b #$01,$a0021 *start counter 
and. b #$Ol,d5 
beq swdly3 *proceed after 4 seconds 
AND. B #$01,D3 *WAIT FOR BKUP. mr. RDY 
swdly3 move. b $a0035,d5 *check for zero detect 
*add wait 
BSCWT80 MOVE. B $lA0013,D3 
BEQ BSCWT80 
M0VE.B #$02, $1A0013 
and. b #$01, d4 
bne bkwt8 0 
NOP 
M0VE.B #$00,$1A0013 *RESET PRIM RDY BIT 
*turn on stop switch led 
move. b $4 1000, d3 *recall mult. 
move. b #$FF , d2 *I/O CTRL CODE 
AND.B D2, D3 
M0VE.B D3,$A0005 *SEND TO PORT ADDR 
MOVE. B #$44,$A0011 *SET STOP AND GP SEL 2 
m0ve.b #$ff,$a0007 *make port2b outputs 
m0ve.b #$Oo,$aOOl3 *outputs a l l  zero 
M0VE.B- #$46,$A0011 *SET WRITE BIT 
noP 
M0VE.B #$44,$A0011 *ENABLE READING OF STOPSW. 
noP 
m0ve.b #$OO,$a0007 
bkwt8 0 move. b $la0013,d4 
5,375,221 
37 38 
move. b $41000 I d3 *recall mult. 
m0ve.b #$1F,d2 *I/O CTRL CODE 
AND.B D2 ,D3 
M0VE.B D3,$A0005 *SEND TO PORT ADDR 
*send write command 
B3ABORT BSR DMA 
bsr WRITE *start DMA write 
RTS 



































































#$FF I d2 
D2 ,D3 
D3 I $A0005 
$41000 I d3 
#$FF I d2 
D2 I D3 




#$08 I $A0011 
$a0013 I d4 





#$02 I $1A0013 
$la0013,d4 
#$01 I d4 




D2 I D3 
D3 I $A0005 
$41000,d3 
#$OO I d2 
*WAIT FOR BKUP. UNT. RDY 
*SET PRIM RDY BIT 
*RESET PRIM RDY BIT 
*recall mult. 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*set play gp bit 
*set play, fwdsp,REW 
*set write bit 
I 
*GO INTO READ MODE 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*recall mult. 
*I/O CTRL CODE’ 
*SEND TO PORT ADDR 
*recall mult. 




































































D2 I D3 
D3 , $A0007 
$A0013 ,dl 
FWDSPWT 
#$go I dl 
#$09,$A0011 
$41000 , d3 
#$FF I d2 
D2,D3 




#$FF I d2 
D2,D3 
D3 I $A0007 





$a0011 I d4 




#$1F I d2 
D2,D3 




#$01 I D3 
BSCWTlO 














#$01 I D3 
BSCWTll 
#$02,$1A0013 
#So l  I d4 
$laOOl3,d4 
bkwtll 
*SEND TO PORT ADDR 
*mask for play 
*reset daves boards 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*set stop & play g p  
*enable data tape ledjread 
*set write bit 
*READ MODE 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*WAIT FOR BKUP. I UNT. RDY 
*RESET PRIM RDY BIT 
*branch to continuation proc. 
*FOR TEST 
*mask for fwd space 
*reset daves boards 







































































#$OO I $1A0013 
PFSRSREW 


















$A0013 I D1 





















D2 I D3 












*RESET PRIM R D Y  BIT 
*branch to continuation prog. 
*mask for unld 
*reset daves boards 
*remove reset 
*WAIT FOR BKUP. UNT. RDY 
*RESET PEIM RDY BIT 
*reset daves bds 
*remove daves reset 
*recall mult. 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*set stop & play g p  
*enable data tape led/read 
*set write bit: 
*go into read mode 
*recall mult. 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 

























#$001$1A0013 *RESET PRIM RDY BIT 
FSRSREW 
$A0013 ,D1 
#$O8 I Dl 
PLAY WT 
#$09,$AOOll *RESET DAVES BOARDS 
RWD / 
$A0013 D1 
#$08 D1 *MASK FOR REWIND 
REVSPWT 
*MASK FOR REWIND 
#$09,$A0011 *RESET DAVES BOARDS 
RWD 
$A0013 ,dl 
#$40 ,dl *mask for fwd space 
RWDWT2 










































*start SCSI command OOh (TEST UNIT READY) 
*subroutine to send test unit ready (OOh) command 
#$(IO, d3 *load D3 with byte 0 
HNDSHK *send byte 0 




#$oo I d3 
HNDSHK 
#$oo I d3 
HNDSHK 
#$oo I d3 
- 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 . 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 - 
HNDSHK *send byte 5 
*hndshk msg.in 
#$7e I d2 





#$f e I d2 












#$01 I d4 
bkwt24 
*load d2 w/reg.3 
*check for good status 
#$FE I D2 










































































































$41000 I d3 
#$FF I d2 
D2 I D3 
D3 I $A0007 
$41000, d3 
#$FF I d2 
D2 I D3 





$A0013 I D4 
#$E8 I D4 
ASYNC2 
$41000 I d3 
#$OO I d2 
D2, D3 
46 
*WAIT FOR BKUF'. UNT. RDY 
' *RESET PRIM RDY BIT 
*branch to continuation prog. 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET PLAY GP BIT 
*SET PLAY,FWD S P , W  SP,REW BITS 
*WRITE SET WRITE BIT 
tenable reading 
*recall mult. 
*I/O CTRL CODE 





























FDSPWT2 move. b 
5,375,22 1 
D3, $A0007 *SEND TO PORT 
RWDWT2 
$41000, D3 *RECALL MULT. 
#$FF, D2 
D2, D3 
D3, $A0007 *SEND TO PORT 
$41000, D3 *RECAU MULT. 
#$FF, D2 
D2, D3 






















*SET PLAY GP BIT 
*SET FWD SP,REV SP,REW BITS 
*WRITE SET WRITE BIT 
*enable reading of sw.s 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*mask for fwd space 














*start SCSI command OOh (TEST UNIT READY) 
*subroutine to send test unit ready (OOh) command 
#$OO d3 *load D3 with byte 0 
HNDSHK *send byte 0 
#$OO, d3 *load D3 with byte 1 
HNDSHK *send byte 1 
#$OO, d3 *load D3 with byte 2 
HNDSHK *send byte 2 
#$(IO, d3 *load D3 with byte 3 
HNDSHK *send byte 3 




















*send byte 4 
*load D3 with byte 5 
*send byte 5 
#$7e,d2 *load d2 w/reg.3 














*check for good status 
*hndshk msg.in 
















MOVE. B $1A0013,D3 
AND.B #$01, D3 
BEQ BSCWT14 
M0VE.B #$02,$1A0013 . 
move. b $la0013,d4 
and .) b #$01, d4 
bne bkwtl4 
NOP 
MOVE. B #$00,$1A0013 






















































































FD S PWT 2 
#$O8 I Dl 
$1A0013,D3 
#$01, D3 






*WAIT FOR BXUP. UNT. RDY 
*RESET PRIM RDY BIT 
TIME 
*RECALL MUI_IT. 
*SEND TO PORT ADDR 
*SET PLAY GP BIT 
*SET FWD SP BIT 
*WRITE SET WRITE BIT 
*enable reading of sw.s 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*mask f o r  fwd space 
*res et d ,:! ve s boards 
*WAIT FOR BKUP. UNT. RDY 
*RESET PRIM RDY BIT 
*branch to continuation prog. 
*MASK FOR REWIND 
*RESET DAVES BOARDS 
*WAIT FOR BFJP. UNT. RDY 
5 1  
5,375,221 
noP 






*end recorded tape group routine 
52 
prim ready bit 
*B4 (SPACE) 
*Subroutine to space forward one filemark 
B4 bsr dma *go through selection 
BSCWT18 MOVE. B $lA0013,D3 
bsr . b FSPACE *space forwardone filemark 
AND. B #$01,D3 *WAIT FOR BKUP. UNT. RDY 
BEQ BSCWT18 
M0VE.B #$02, $1A0013 
and. b #$01, d4 
bne bkwtl8 
NOP 
M0VE.B #$00,$1A0013 *RESET PRIM RDY BIT 
* bra GPRSP *wait for another button 
*end subroutine fwdspace 
bkwtl8 move. b $la0013,d4 
*subroutine to rewind the tape (Olh) 
REWIND move. b #$01, d3 
bsr HNDSHK 
move. b #$OO, d3 
bsr HNDSHK 
move. b #$OO, d3 
bsr HNDSHK 








*end rewind (Olh) command 
*subroutine to space (llh) forward 
FSPACE m0ve.b #$ll,d3 
bsr HNDSHK 
m0ve.b . #$Ol,d3 
bsr HNDSHK 
m0ve.b #$OO,d3 
bsr HNDSHK . 
m0ve.b #$00,d3 
bsr HNDSHK 






*end space (llh) forward command 
uncomm bsr comm 
*end space (llh) backward command 
;load D3 with byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 .+ 
*check status and message in 
*return to calling routine 
*load D3 with byte 0 
*send byte 0 
*load 03 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*check status and message in 
*return to calling routine 
*subroutine to unload the tape (lbh) 
53 


































*end unload (lbh) 
5,375,221 
54 
#$lb,d3 *load D3 with byte 0 
HNDSHK *send byte 0 
#so0  I d3 *load D3 with byte 1 
HNDSHK *send byte 1 
#$oold3 *load D3 with byte 2 
HNDSHK *send byte 2 
#$oo  d3 *load D3 with byte 3 
HNDSHK *send byte 3 
#$OO, d3 *load D3 with byte 4 
HNDSHK *send byte 4 
#$oo I d3 *load D3 with byte 5 
HNDSHK *send byte 5 
STATUS *check status and message in 





#$f f I d4 
unbad 
#$fe,d2 




*load d2 w/reg.3 
*Id d3 w status 0 
*check for good status 
*branch to blk gp tape 
*hndshk msg.in 
*BRANCH TO REC TAPE GP 






*return to calling routine 
command 
*subroutine to write 2 filemarks (10h) 
FILEM move. b #$lo d3 *load D3 with'byte 0 
bsr HNDSHK *send byte 0 
move. b #$oo  I d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
move. b #$oo  I d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b #$OO, d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
m0ve.b #$02,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
m0ve.b #$00,d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 




*subroutine to space (llh) backward 
rspace bsr dma 
noP 
noP 
move. b #$I1 d3 
bsr HNDSHK 
move. b # s o l  I d3 
*load D3 with byte 0 
*send byte 0 

























*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*check status and message in 
*delay to allow fspace after rspace 
m0ve.b #$oO,$aOO21 *setup timer ctrl reg. 
m0ve.b #$aa,$a002b *low,byte of wait count 
m0ve.b #$aa,$a0029 *mid byte of wait count 
m0ve.b #$10,$a0027 *high byte of eount reg 
m0ve.b #$01,$a0021 *start counter 
and. b #Sol, d5 
beq swdly2 *proceed after 4 seconds 
BSR dma 














* bsr comm 
* bsr f space 
* bsr status 
*end write filemark 61 rev space 
rts 
*load D3 with byte0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with-byte 2 
*send byte 2 
*load 03 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*check status and message in 
*get head on data side of fmk 
*return to calling routine 
command 
*subroutine to send read (08h) 










move. b #SO0 , d3 
bsr HNDSHK 
*check status byte and read in 
* bsr STATUS 
* bsr hndshk 
* bsr hndshk 
noP 
*load D3 with byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 











m0ve.b #$08,$1A0011 *reset d/a counter 
M0VE.B #$FF,$A0005 *SET PORT 2A ALL OUT 
m0ve.b #$4aI$A0011 *write 
noP 
m0ve.b #$48,$A0011 




m0ve.b #$feId2 *load D2 with reg 3 
m0ve.b #$Ol,d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
BSR WAITSUB 
*set phase to match (data in) 
*Start DMA Mode 
*set DMA mode bit 
move. b #$faId2 *load D2 with reg 2 
m0ve.b #$02,d3 *load D3 with data for reg 2 
bsr WREGD *write reg 2 
*start DMA initiator receive 
move. b 
move. b 
bsr WREGD *write reg 7 
noP 
#$f f I d2 
#$f 0 I d3 
*load D2 with reg 7 
*load D3 with data for reg 7 
*wait for stop sw. depression 
STALL noP 
M0VE.B #$1FI$A0005 
move. b $A00111d5 
and.b #$40 I d5 
bne STALL 
BSR WAITSUB 
move. b #$3eI $1A0011 





MOVE. B #$05,$A0011 
NOP 
M0VE.B #$04,$A0011 
*wait for req active 
act2 MOVE. B #$F9 I D2 
BSR RREG 







MOVE. B #$FC I D2 
bsr wreg 
MOVE. B #$O3 I D3 
*MAKE STOP SW INPUT 
*read current value 
*mask contents of D5 
*loop until EOP goes high 
*flip flop reset 
*load d2 with reg 2 
*RESET DMAMODE BIT 
*REMOVC:D FOR MSG IN 
*RESET STOP SW 
*remove flip flop reset 
*REMOVE RESET 
*LOAD D2 W/ REG. 4 






* HANDSHAKE ON REQ ACTIVE 






*wait for msg out phase 
MSG02 m0ve.b #$fe,d2 
move. b #$Oe, d3 
bsr wreg 
*wait for phase change 
PHASE2 move. b $1A0011,d5 
and. b #$80,d5 
bne PHASE2 
m0ve.b #$f8,d2 









* M0VE.B #$09,$A0011 *RESET DAVES BDS 
* NOP 
* M0VE.B #$08,$A0011 *REMOVE RESET 
rts *return to calling routine 
*end read (08h) command 
*subroutine to send write ( O A h )  
WRITE move. b #$ OA, d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
m0ve.b #$Ol,d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
m0ve.b #$20,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b #$c8, d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
m0ve.b #$55,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
m0ve.b #$OO,d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
noP 























#We, d2 *load d2 wfreg.3 
#$03 , d3 *ld d3 w status 0 
WREG 
HNDREAD 
#$f f , d4 
badsns 
#$f e , d2 
#$Of I d3 
WREG 
HNDREAD khndshk msg.in 
goodsns 
*check.for good status 
*branch to blk gp tape 




*adsns noP * move. b #$€e I d2 
* m0ve.b #$Of ,d3 
* bs r  wreg * b s r  hndread 
* bra b3abort 
*end of present test 
* MOVE. B #$FE, D2 
* MOVE. B #$OF, D3 
* BSR WREG 
* BSR HNDREAD 
* BSR REQSENS 
* bsr status 
* BRA B3ABORT 
* M0VE.B #$03,D3 
* NOP 
* MOVE. B #$FC, D2 
* b s r  wreg 
* HANDSHAKE ON REQ ACTIVE 
*ILBREQA MOVE. B #$F9, D2 
* BSR RREG 
* AND.B #$20 ,D5 
* BEQ ABMSGO 
* BSR ATNHND 
* BRA ABREQA 
*wait for msg out phase 
*ABMSGO move. b #$fe,d2 
* move. b #$Oe,d3 
*wait f o r  phase change 
*ABPHASE m0ve.b $1A00111d5 
* and. b #$80,d5 
* bne ABPHASE 
*send abort 
* m0ve.b #$f8,d2 
* move. b #$06, d3 
* b s r  wreg 
* b s r  ATNHND 
*DEASSERT ATN 
* MOVE. B #$FC, D2 
* MOVE. B #$oo I D3 
* BSR WREG 
*RETRY WRITE 
* BRA B 3 ABORT 
bsr wreg * 
*badsns MOVE. B #$FE I D2 
* MOVE. B #$OF,D3 
* BSR WREG 
* BSR HNDREAD 
* bsr  reqsens 
* bra B3 




*LOAD D2 W/ REG. 4 
*MSG. IN AFTER SPACE STATUS 
goodsns nop 
BSCWT70 MOVE. B $1A0013,D3 
AND.B #$01, D3 *WAIT FOR BKUP UNT R D Y  
BEQ BSCWT7 0 
MOVE. B #$02, $1A0013 
63 






































*set DMA mode bit 








#SO0 , d3 
WREGD 
$1A0013,D3 
















#$OO , d3 
WREGD 
*data transfer begins 

































#$44 I $A0011 
$A0011 , D4 
#$40 , D4 
64 
*RESET PRIM RDY BIT 
*reset fifo 
*remove fifo reset 
*load d2 with reg 3 
*load d3 with data fo r  reg 3 
*WAIT FOR BKUP UNT RDY 
*RESET PRIM RDY BIT 
*load D2 with reg 1 
*load .D3 with data fo r  reg 1 
*write reg 1 
*load D2 with reg 2 
*load D3 with data for reg 2 
*write reg 2 
*load D2 with reg 5 
*load D3 with data for reg 5 
*write reg 5 
appropriate no. of iterations 
*CHECK FOR ZERO DETECT BIT 
*HALT COUNTER 
*LOW BYTE OF COUNT REG 
*MID BYTE OF COUNT REG 
*HIGH BYTE OF COUNT REG 
*RESTART COUNTER 
*RESET STOP 
*SET WRITE BIT 





MOVE. B $41000, D3 
MOVE. B #$1F, D2 
AND.B D2 , D3 










*wait and abort 
*BSCWT59 M0VE.B 
* AND. B 
* BEQ * MOVE. B 























$A0011, D1 *READ CURRENT VALUE 
#$40 D1 *MASK CONTENT OF D5 
EOP2 *LOOP UNTIL EOP2 GOES HIGH 
$la002ff$41401 *store hi byte of count reg 
$la0031,$41403 *store mid byte 
$la0033,$41405 *store low byte 
$1A0013,D3 
















#$03 , D3 
#$FC, D2 
wreg 
*flip flop reset 
*load d2 with reg 2 
*RESET DMAMODE BIT 
*RESET SW. BDS 
*RFDIOVE RESET 
*REMOVED FOR MSG IN 
*remove flip flop reset 
*LOAD 03 
*LOAD D2 ’ 
* HANDSHAKE ON REQ ACTIVE 
REQA MOVE. B #$F9, D2 
BSR RREG 




*wait for msg out phase 
MSGO m0ve.b #$fe,d2 
m0ve.b #$0e,d3 
bsr wreg 
*wait for phase change 
PHASE m0ve.b . $1A0011,d5 
and.b #$8 0 ,  d5 
bne PHASE 







MOVE. B #$FC I D2 





* WRITE FILEMARK 
* BSR COMM 
* bsr f ilem 
*end write ( O A h )  command 
*set phase to match (data out) 
reqsens m0ve.b #$fe,d2 *load D2 with reg3 
*Detect -BSY high 
HI bsr RREG *read reg 4 (put data inD5) 
rts *return to calling routine 
*subroutine to send request sense ..- r 
move. b #SO0 I d3 *load D3 with data for reg3 
bsr WREG *write reg 3 (data in D3) 
m0ve.b #$f9,d2 *load D2 with reg 4 
and. b #$40 I d5 *mask contents of D5 
bne HI *loop until bit 6=0 
move. b #$Ol,d3 *load D3 with data for reg 0 
move. b #$f8,d2 *load D2 with reg 0 
bsr WREG *write reg 0 (data in D3) 
move. b #$01 , d3 *load D3 with data for reg 1 
move. b #$fc,d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
*assert target ID 
*assert -SEL line & -ATN line & assert data 
m0ve.b #$07,d3 
move. b #$f c I d2 
bsr WREG 
*detect -BSY low 
m0ve.b #$f9 ,d2 
LOW10 bsr RREG 
and. b #$40 I d5 
beq LOW 10 
*Deassert -SEL line 
move. b #$f c, d2 
move. b #$02, d3 
bsr WREG 













*send (80h) identify message 
*Deassert -ATN line 
*set phase to match (command) 
*load D3 with data for reg 1 
*load D2 with reg 1 
*write reg 1 (data in 03) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 D5 
*loop until bit 6=1 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 3 
*load D3 with data for reg 3 
*write reg 3 (data in D3) 
*load D2 with reg 0 
*load D3 with data for reg 0 
*write reg 0 (data in D3) 
*send command (80h) 
*load D2 with reg 1 
*load D3 with' data for reg 1 
*write reg 1 
*load D2 with .reg 3 



























#SO 0, d3 
HNDSHK 
*SET PHASE TO MATCH DATA IN 
move. b #$fe,d2 
move. b #SO1 d3 
bsr wreg 















send mode select 
5,375,221 
70 *write reg 3 (data in D3) - 
*load D3 with byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
MODESEL m0ve.b #$15,d3 
bsr HNDSHK 
move. b #$OO, d3 
bsr HNDSHK 
move. b #$oo I d3 
bsr HNDSHK 




move. b #$OO, d3 
bsr HNDSHK 
*end SCSI command 
*set phase to match (data out) 
m0ve.b #$fe,d2 
move. b #$OO, d3 
bsr WREG 
move. b #so0 I d3 
bsr HNDSHK 
move. b #$OO, d3 
bsr HNDSHK 
move. b #$lo d3 
bsr HNDSHK 
move. b #SO0 ,d3 
bsr HNDSHK 
move. b #$OO d3 
bsr HNDSHK 
move. b #!SO0 d3 
bsr HNDSHK 
move. b #$A6 d3 
bsr HNDSHK 
*send sense data 
*laad d2 with reg 3 
*load d3 with data for reg 3 
(15h) command 
*load D3 with byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*load D2 with reg 3 
*load D3 with data for reg 3 
*write reg 3 
*load D3 with byte 0 
*send byte 0 
*load D3 with .byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*MOTION THRESHOLD 




m0ve.b #$Ol,d3 *RECONNECT THRESHOLD 
BSR HNDSHK *SEND BYTE 7 
bsr STATUS *check status and message in 
rts *return to calling routine 
*end mode select (15h) command 
TAPOUT bsr comm 
*subroutine to send test unit ready (OOh) command 
#$OO ,d3 *load D3 with byte 0 
HNDSHK *send byte 0 
#$OO, d3 *load D3 with byte 1 








































*subroutine to go 
HNDSHK 












#$f f I d4 
TR3 
#$fe,d2 

















*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*load d2 w/reg.3 
*Id d3 w status 0 
*check for good status 




*return to calling routine 
*WAIT FOR BKUP'. UNT. RDY 
*RESET PRIM RDY BIT 
from bus free phase through selection phase to 
* command phase and right up to sending the command 
*set phase to match (data out) 
COMM move. b #$f e I d2 *load 02 with reg 3 
move. b #$OO , d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
m0ve.b #$f9,d2 *load D2 with reg 4 
and. b #$40,d5 *mask contents of D5 
bne HIGH *loop until bit 6=0 
*Detect -BSY high 




*assert target ID 
move. b #$01, d3 *load D3 with data for reg 0 
move. b #$f8 , d2 *load D2 with reg 0 
bsr WREG *write reg 0 (data in 03) 
m0ve.b #$Ol,d3 *load D3 with data for reg 1 
m0ve.b #$fc,d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
move. b #$07 d3 *load D3 with data for reg 1 
m0ve.b , #$f c I d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
*detect -BSY low 
move. b #$f9 ,d2 *load D2 with reg 4 
LOW2 bsr RREG *read reg 4 (put data in L ) j )  
and. b #$40 I d5 *mask contents of D5 
beq LOW2 *loop until bit 6=1 
*Deassert -SEL line 
m0ve.b #$fc,d2 *load D2 with reg 1 
move. b #$02 ,d3 *load D3 with data for reg 1 
bsr WREG *write reg 1 (data in D3) 
move. b #$ f e, d2 *load D2 with reg 3 
move. b #$Oe d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
move. b #$f8 d2 *load D2 with reg 0 
move. b #$8O I d3 *load D3 with data for reg 0 
bsr WREG *write reg 0 (data in 03) 
bsr HNDSHK *send command (80h) 
move. b #$fc,d2 *load D2 with'reg 1 
move. b #$Oo,d3 *load D3 with data for reg 1 
bsr WREG *write reg 1 
move. b #$fe,d2 *load D2 with reg 3 
move. b #$Oa I d3 *load 03 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
rts *return to calling routine 
*assert -SEL line & -ATN line & assert data 
*set phase to match (message out) 
*send (80h) identify message 
*Deassert -ATN line 
*set phase to match (command) 
*end subroutine COMM 
*subroutine to go from bus free phase throush selection phase to * command phase and right up to sending the command 
*in DMA mode 
*set phase to match (data out) - 
















*detect -BSY high 




#$f 9 I d2 
#Sf9 , d2 
RREG 
#$40 I d5 
HIGH2 
#$01, d3 





*load D2 with reg 3 
*load D3 with data for  r e g  3 
*write reg 3 (data in D3) 
*load D2 with reg 4 
*try to solve bsy detect 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until bit 6=0 
*load D3 with data for reg 0 
*load D2 with reg 0 
*write reg 0 (data in D3) 
*load D3 with data for reg 1 
*load D2 with reg 1 




*assert select line & assert data 
move. b # $ 0 5 ,  d3 
m0ve.b #$fc,d2 
bsr WREG 
*detect -BSY low 
m0ve.b #$f9,d2 
LOW3 bsr RREG 
and. b #$40, d5 
beq LOW3 
move. b #$f c, d2 
m0ve.b #$00,d3 
bsr WREG 
*Deassert -SEL line 
*load D3 with data for reg 1 
*load D2 with reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until bit 6=1 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*set phase to match (command) .*I  
move. b #$f e, d2 *load D2 with reg 3 
m0ve.b #$Oa,d3 *load D3 with data for reg 3 
bsr . b WREG *write reg 3 (data in D3) 
rts *return to calling routine 
*end subroutine DMA 
*subroutine to read in status byte and message from tape 
*set phase to match (status) 
STATUS m0ve.b #$7e,d2 *load D2 with reg 3 
move. b #$03 ,d3 . *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
bsr HNDREAD *handshake status byte 
* and. b #$ff ,d4 *check for good status 
* bne WARNING *branch if not good status 
*set phase to match (message in) 
m0ve.b #$fe,d2 *load D2 with reg 3 
m0ve.b #$Of ,d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
bsr HNDREAD *handshake message in byte 
* and. 1 #$ffffffff,d4 *set condition code register 
* bne WARNING *branch if not command complete 
rts *return to calling subroutine 
*end subroutine STATUS 
*subroutine to handle a warning 
*WARNING m0ve.b #$00,al *load address of warning light 
* m0ve.b #$ff ,d2 *load value to light light 
* move. b d2, a1 *activate light 
* stop #OO *stop executing commands 
* bra WAIT *start program at beginning 
*end subroutine warning 
*subroutine to read in bytes of data into D4 
*this routine not necessary if only DMA mode is used 
H~TDREAD m0ve.b #$79,d2 *load D2 with reg 4 
REQ3 bsr RREG *read reg 4 put data in D5) 
and. b #$20 ,d5 *mask contents of D4 
beq REQ3 *loop until -REQ goes high 
m0ve.b #$78,d2 *load D2 with reg 0 
bsr RREG *read reg 0 (put data in D5) 
move. b d5, d4 *store d5 in d4 
77 
m0ve.b #$7c,d2 
move. b #$lo , d3 
bsr . b WREG 
m0ve.b #$79,d2 
REQ4 bsr RREG 
and. b #$20,d5 
bne REQ4 
move. b #$7c , d2 
move. b #$OO , d3 
bsr . b WREG 
rts 
*end subroutine HNDREAD 
5,375,221 
78 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until -REQ goes low 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*return to calling routine 
*subroutine to write to the reg contained in D2 
WREG proc 
m0ve.b #$80,$12000d *set port A to submode lx 
m0ve.b #$ff,$120005 *set port A to all outputs 
m0ve.b d3,$120011 *send register number 
m0ve.b d2,$120013 *send d2 
and. b #$4f , d2 *assert CS line 
m0ve.b d2,$120013 
and. b #$77 , d2 *assert IOW line 
m0ve.b d2,$120013 *send D2 
0r.b #$20,d2 ideassert CS line 
m0ve.b d2,$120013 *send D2 
0r.b #$08 , d2 *deassert iOW line 
move. b d2 , $120013 *send D2 
rts *return to main procedure 
*end subroutine WREG 
WREGD proc 
m0ve.b #$80,$12000d *set port A to submode 1x 
m0ve.b #$ff,$120005 *set port A to all outputs 
m0ve.b d3,$120011 *send reg. no. 
m0ve.b d2,$120013 *send d2 
and. b #$cf , d2 
m0ve.b d2,$120013 
and. b #$f7 ,d2 
m0ve.b d2,$120013 
or-b #$20 , d2 
m0ve.b d2,$120013 
0r.b #SO8 , d2 
m0ve.b d2,$120013 
rts 
*end subroutine wregd 
*subroutine to read from reister contained in 02 
RREG m0ve.b #$80,$12000d *set port A to submode lx 
m0ve.b #$00,$120005 *set port A to all inputs 
m0ve.b d2,$120013 *send register number 
and. b #$cf I d2 *deassert CS line 
move. b d2 , $120013 *send D2 
and. b #$af , d2 *deassert IOR line 
m0ve.b d2,$120013 *send D2 
m0ve.b $120011,d5 *send port A data from D3 
move. b $120011,d5 *try to solve bsy detect 
0r.b #$20,d2 *assert CS line 
m0ve.b d2,$120013 *send D2 
0r.b #$40,d2 *assert IOR line 
m0ve.b d2,$120013 *send D2 
rts *return to main procedure 
79 
*end subroutine RREG 
5,375,221 
80 
*subroutine to handshake with SCSI bus. (data already in D3) 
#$f 9 , d2 *load D2 with req 4 
REQ2 




















ATNHND move. b 



























#$f c, d2 
#$11 , d3 
WREG 




#so0 I d3 
WREG 

















#$f c, d2 
#$fc,d2 
#$f c, d2 




BEGIN m0ve.b #$80,$1A000d 
m0ve.b #$80,$lAOOOF 
m0ve.b #$01, $la0007 
move. b #$OO , $la0013 












*read reg 4 
*mask contents of D5 
*loop until -REQ goes high 
*load D2 with reg 0 
*write reg 0 (data in 03) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) - 
*load D2 with reg 1 
*load 03 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until -REQ goes low 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*return to calling procedure 
*load D2 with reg 4 
*read reg 4 
*mask contents of 05 
*load D2 with reg 0 
*write reg 0 (data in D3) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data inD5) 
*mask contents OfD5 
*loop until -REQ goeslow 
*load D2 with regl 
*load D3 with data for regl 
*write reg 1 (data inD3) 
*return to calling procedure 
*loop until -REQ goes high 
*port 3a to submode lx 
*PORT 3B TO SUBMODE 1X 
*set port 2a to submode lx 
*port 2a bit 0 4 outputs 
*set port 2b to submode lx 
*port 2b all INPUTS 
*port lb to submode lx 
*bit 4 input 
*port 3a inputs 
*clear all lines port 2a 
*clear all lines port 2b 
81 
5,3 75,22 1 
82 
m0ve.b #$00,$1A0011 *clear all lines port 3a 
m0ve.b #$ff,$120013 *preset lb to all ones 
move. b #$01, SA0011 *reset daves boards 
m0ve.b #$ll,$lAO011 *reset kens boards 
noP 
m0ve.b #$00,$1A0011 *remove kens reset(non-d/a) 
m0ve.b #$ff,$41401 *initialize hi time byte 
m0ve.b #$ff,$41403 *initialize mid time byte 
move. b #$ff,$41405 *initialize low time byte 
move. b $A00 11 , dl *load port a into dl 
and. b #$20, dl *mask test sw. bit 
MOVE!. B $41500,132 
AND.B #$FF, D2 
BNE NXTCONT 
* MOVE. B $1A0013,D4 
* AND.B #$08, D4 
* BNE NXTCONT 
*set L5380 to be initiator 
* BNE FCNTST *branch to test if sw. set 
MOVE. B #$FF,$41500 *LOAD FOR DETECT OF LOOP CT 
move. b #$OO,  d3 
move. b #$ea, d2 *load d2 with reg2 
bsr wreg *write to reg 2 
move. b #$e9, d2 *load d2 with reg 4 
m0ve.b #$02,d3 *load d3 with data for reg 4 
bsr wreg 
bra chkbsy 
*load d3 with data for reg 2 
*choose SCSI ID 
*go through selection phase to command phase 
RT 1 bsr comm 
*start SCSI command OOh (TEST UNIT READY) 
*subroutine to send test unit ready (OOh) command 
move - b # $ O O  d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
move. b #$OO , d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
move-b #$OO,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
m0ve.b #$00,d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #SO0 d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #$OO , d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
noP 
rts 
chkbsy bsr RT1 
move. b #$7e , d2 *load d2 w/reg.3 
m0ve.b #$03,d3 *Id d3 w status 0 
bsr WREG 
bsr HNDREAD 
and. b #$02 , d4 *check for good status 
BEQ CHKBSY2 
m0ve.b #$fe,d2 
move. b #$Of , d3 
BSR WREG 
BSR HNDREAD *hndshk msg.in 
BRA CHKBSY 
CHKBSY2 M0VE.B #$FE, D2 


































#$f e, d2 
wreg 
hndread 
#$of I d3 
































































#SO7 I $A0013 
#$06,$A0011 
#$04,$A0011 











#$07 , d4 
IMPROV 






$A0013 , dl 
#$02 , dl 
drvlwt 
#$ef,$120007 
#$FF I $120013 
*PORT 3A B I T  0-6 OUTPUTS 
*PORT 2A B I T  0-4 OUTPUTS 
*RESET DAVES BDS 
*RESET KENS BDS 
*RESET DAVES BDS 
*remove reset sel. rec/ply gp 
*RESET LOOP COUNT B I T  
*REMOVE KENS RESET(N0N-D/A) 
*set bits for tape drv selection 
*assert write bit 
*go into read mode 
*chk for led lighting 
*BIT 1 OUT,2 I N  
*SET UNIT RDY B I T  
*WAIT FOR PRIM.' UNT. RDY 
*RESET UNIT RDY B I T  
*port 2b all inputs 
*ch.k for led lighting 
*drv 1 & 2 
*store mult. in RAM 
*port 3a bit 0 , 3 , 4 0 U T  
*drv 2 
*make eop output 

































































































#$f f , d2 




























*store mult. in RAM 
*blank tape hours remaining 
*blank tape minutes remaining 
*drv 1 
*store mult. in RAM 
*BIT 1 O W , 2  IN 
.- 
*SET BIT FOR BKUP 
*wait for reselection 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*reset sw. boards 
*reset flip flop 
*remove flip flop reset 
*set load led bit 
*set write bit 
*reset write bit . 
*SET UPJIT RDY ,BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*I/O CTRL CODE 
*recall mult. 
*SEND TO PORT ADDR 
*load 2a into dl 
*mask ld/unld 
*wait f o r  sw. depression 
*reset daves bds 
87 
5,375,221 
ADDWT M0VE.B #$01,$1A0013 *SET UNIT RDY BIT 
MOVE. B $1A0013,D3 
AND.B #$02, D3 *WAIT FOR PRIM. UNT. RDY 
BEQ ADDWT 
M0VE.B #$00,$1A0013 *RESET UHIT RDY BIT 
bsr UNLOAD 
ldagn bsr COMM 
*check to make sure tape is loaded 
tapld 









































































$41000 I d3 
#$FF, d2 
D2 ,D3 


























*load d2 w/reg.3 
*Id d3 w status 0 
*check for good status 
*hndshk msg.in 
*recall mult. 
*I/O CTRL CODE: 
*SEND TO PORT ADDR 
*turn on load led 
*SET WRITE BIT 
*RESET WRITE BIT 
* I / O  CTRL CODE 
*recall mult. 
*SEND TO PORT ADDR 
*set unit rdy bit 
*WAIT FOR PRIM. UNT. RDY 










































#$OB I D4 
TAPLD3 
#$)?E, D2 





#$OF I D3 
WREG 
HNDREAD 
#$011$1A0013 *SET UNIT R D Y  BIT 
#$02 ,D3 *WAIT FOR PRIM. UNT. RDY 
BSCWTl 
#$00,$1A0013 *RESET UNIT RDY BIT 
for data tape 
bsr COMM 
move. b #$XI, d3 *send fwdspace 
bsr . HNDSHK 
move. b #$01, d3 
bsr HNDSHK 






move. b #$OO ,d3 
bsr HNDSHK 
noP 
m0ve.b #$7e,d2 *load d2 w/reg.3 
move. b #$03, d3 *Id d3 w status 0 
bsr WREG 
bsr HNDREAD 
and. b #$f f , d4 *check for good status 
bne BLKGP *branch to blk gp tape 
m0ve.b #$fe,d2 
move. b #$Of, d3 
BSR WREG 
BSR HNDREAD *hndshk msg.in 
bra RECGP *BRANCH TO REC TAPE GP 
*DO YOU NEED CHECK CONDITION BEFORE EACH COMMAND ? 
BLKGP MOVE. B #$FE, D2 *MSG. IN AFTER SPACE STATUS 









































































$41000 I d3 
#$FF ,d2 





















*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT R D Y  BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET FORMAT BIT 
*WRITE BIT SET 
*GO INTO READ MODE 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET UNIT RDY BIT 
$lAOOl3 ,D3 
#$02 I D3 
BSCWT4 1 
#$00,$1A0013 
$41000 I d3 
#$OO I d2 
D2 I D3 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 





fat move. b 
beq 


















*CHECK SAMPLE R?iTE 
BSR 
BRA 





* move. b 




move - b 




































*SEND TO PORT ADDR 
*RESET DAVES BDS 
*FORMAT TAPE 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. R D Y  
*RESET UNIT RDY BIT 




#$f f I d2 







d2 I d3 
d3, $a0007 
#$lc,$a0011 
















#$FF I d2 
D2 , D3 
*branch to sample rate proc. 
*branch to run no. sel. proc. 
*recall muliplier 
*I/O ctrl code 
*send to port address 
*reset switch boards 
*reset flip flop 
*remove flip flop reset 
*set sample group 
*load hrs from ram to d4 
*send hrs to port 
*set up for high byte 
*set time latch 
*reset write bit 
*reset time latch 
*load min. from ram 
*send min to port 
*set up for low byte 
*set time latch 
*reset write bit 
*reset time latch 
*reset sw. bds 
*PLACE BDS.INT0 RCD GP MODE 


























































































































*SEND TO PORT ADDR 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*SET RUN # SELECT BIT 
*SET ??RITE BIT 
*READ MODE 
*recall mult. 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*recall mult. 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*RESET DAVES BDS 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET RUN # SET BIT 
*SET WRITE BIT 
*recall mult. 
*READ MODE 
*I/O CTRL CODE 
*recall mult. 














































































#$OO I d2 
D2 I 03 
D3, $A0007 








#$FF I d2 
D2,D3 




$4 10 00, d3 
#SO0 I d2 
D2, D3 
D3 I $A0007 
$a0013 ,d4 











#SO0 , d2 
D2, D3 
D3 I SA0007 




*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*I/O CTRL CODE 
*recall mult. 
*SEND TO PORT ADDR 
*RESET DAVES BDS 
*recall mult. ,, 
* I / O  CTRL CODE 
*SEND TO PORT ADDR 
*SET REC AND REW BITS 
*SET WRITE BIT 
*READ MODE 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT 
*check record 
*check rewind 
*SET UNIT RDY 
ADDR 
BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*READ MODE 
*recall mult. ’ 
*I/O CTRL CODE 




RECWT MOVE. B $A0013, D1 
AND.B #$SO , D1 
BNE REWWT 
bsr wait sub 
MOVE. B #$05,$A0011 
NOP 
MOVE. B #$04,$A0011 
BRA RCD 




MOVE. B #$04,$A0011 
BSR DMA 
BSR FILEM 
*delay to allow REWIND after write 
REWWT MOVE. B $A0013, D1 
move. b #$OO,$aOO21 
m0ve.b #$aa,$a002b 
move. b #$aa,$a0029 
m0ve.b #$10,$a0027 
move. b #$01,$a0021 
and. b #Sol, d5 
beq swdly4 
swdly4 move. b $a0035 , d5 
*RESET DAVES BOARDS 
*REMOVE RESET 
*LOAD SW. COND . 
*RESET DAVES BOARDS 
*REMOVE RESET 
fmk 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
*start counter 
*check for zero detect 
*proceed after 4 seconds 
RCD 
BRA RWD 








AND.B #$02 ,D3 *WAIT FOR PRIM. UNT. RDY 
BEQ RCD 
MOVE. B #$00,$1A0013 *RESET UNIT RDY BIT 
MOVE. B #$05,$A0011 *RESET DAVES BDS 
*SEE PRINTOUTS 





























*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*RESET DAVES BOARDS 
*I/O CTRL CODE 
*recall mult. 




asyncl MOVE. B #$48,$A0013 *SET REW &RUN SEL. BITS 
M0VE.B #$06,$A0011 *SET WRITE & GP SEL 
noP 
m0ve.b #$04,$a0011 *go into read 2 
move. b $41000 d3 *recall mult. 
m0ve.b #$00,d2 * I / O  CTRL CODE 
AND.B D2 , D3 












#$40 I d4 *check run sel 
asyncl 
$a0013 ,d4 
#$OS , d4 *check rewind 
asyncl 
$A0013 ,D1 
#$40 , D1 *MASK RUN SEL BITS 
REWWT2 
RSEL2 *BRANCH TO RUN# SEL 
REWWT2 MOVE. B $A0013 D1 
AND.B #$OS I D1 
BNE SELWT2 
MOVE. B #$05 I $A0011 
BSR DMA 
BSR FILEM 





move. b #$01,$a0021 
and. b #$01 I d5 
beq swdly5 1 
BSR RWD 
MOVE. B $1A0013,D3 
AND.B #SO2 , D3 
BEQ BSCWT57 
MOVE. B #$00,$1A0013 
NOP 
MOVE. B #$05,$A0011 
BSR RWD 
swdly5 move. b $a003 5 , d5 
BSCWT57 MOVE. B #$01,$1A0013 
BSCWT6 M0VE.B #$01,$1A0013 
MOVE. B $1A0013,D3 
AND.B #$02 , D3 
BEQ BSCWT6 
MOVE. B #$00,$1A0013 
noP 
*START OF REWIND SUBROUTINE 
RWD BSR COMM 
BSR REWIND 
*delay to allow unload led sync 
m0ve.b #$OO,$a0021 
m0ve.b #$aa,$a002b 
move. b #$aaf$a0029 
m0ve.b #$20,$a0027 
m0ve.b #$01,$a0021 
*MASK REWIND BIT 
*RESET DAVES BOARDS 
fmk 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
*start counter 
*check for zero detect 
*proceed after 4 seconds 
*SET UNIT READY BIT 
*WAIT FOR PRIM UNT RDY 
*RESET UNIT RDY BIT 
*RESET DAVES BDS 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*GO THROUGH SELECTION 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 























































$a0035,d5 *check for zero detect 
#SO1 I d5 
swdlyl5 
WAITSUB 
*proceed after 4 seconds 
$41000,d3 *recall mult. 
#$9F, d2 *I/O CTRL CODE 
D2 ,D3 
D3 I $A0005 *SEND TO PORT ADDR 
#$88,$A0011 *SET UNLOAD LED 
$41000 I d3 *recall mult. 
#$FF , d2 
D2 ,D3 
D3, $A0007 *SEND TO PORT ADDR 
*I/O CTRL CODE 
#$OO,$A0013 
#$8aI$A0011 *SET WRITE BIT 
#$88,$A0011 *set read mode 
$a0011 , d4 
#$go I d4 
newsync 
WAITSUB 
$41000 I d3 *recall mult. 
#$1F I d2 
D2 D3 
D3, $A0005 *SEND TO PORT ADDR 










#$01t$1A0013 *SET UNIT RDY BIT 
$1A0013,D3 
#$02 I D3 
BSCWT8 
*WAIT FOR PRIM. UNT. RDY 
#$0OI$1AO0l3 *RESET UNIT RDY BIT 
$41000,D3 




*delay to allow RESETTING'TAPES FOR NEXT TIME 
WTEND2 m0ve.b #$OO,$a0021 *setup timer ctrl reg. 
m0ve.b #$aaI$a002b *low byte of wait count 
m0ve.b #$aa,$a0029 *mid byte of wait count 
m0ve.b #$101$a0027 *high byte of count reg 
m0ve.b #$01,$a0021 *start counter . 
swdly3 0 move. b $a0035 I d5 *check for zero detect 
and. b #$Ol,d5 
beq swdly3 0 *proceed after 4 seconds 
*TEND MOVE. B $1A0013,D2 








*WTEND2 MOVE. B #$04,$1A0013 
BRA BEGIN 
*Subroutine to write two long filemarks 
B1 NOP 
*B1 bsr COMM *go through selection 
* bsr FILEM *write two long filemarks 
*BSCWT9 M0VE.B #$0lI$1A0013 *SET UNIT RDY BIT 
* MOVE. B $lA0013,D3 
* AND.B #$02 I D3 *WAIT FOR PRIM. UNT. RDY 
* BEQ BSCWT9 
* M0VE.B #$0O1$1A0013 *RESET UNIT RDY BIT 
BSR WAITSUB 
rts 
*end subroutine format 














































































S RD S PLY 






*I/O CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*RESET DAVES BDS 
*select sample groupthigh byte 
*check for 781 sample rate 
*iterations per min change 
*blank tape hours remaining 
*blank tape minutes remaining 
*check for 1562sample rate 
*iterations per min change 
*blank tape hours remaining 
*blank tape minutes remaining 
*check for 2344 sample rate 
*iterations per min change 
*blank tape hours remaining 
*blank tape minutes remaining 
*check for 3125 sample rate 
*iterations per min change 








































*end proced. for 







minrst move. b 
subi. b 
move. b 





































*blank tape minutes remaining 
*check for 3906 sample rate 
*iterations per rnin change 
*blank tape hours remaining 
*blank tape minutes remaining 
*check for 4888 sample rate 
*iterations per rnin change 
*blank tape hours remaining 
*blank tape minutes remaining 
*check for 5469 sample rate 
*iterations per min change 
*blank tape hours remaining 
*blank tape minutes remaining 
*check for 6250 sample rate 
*iterations per min change 
*blank tape hours remaining 
*blank tape minutes remaining 
input of sample rate determine time remaining 
$413 03, d7 
#$01, d5 
d5, d7 *decrement min. count 
minrst 
d7, $41303 
srdsply *display time 
*restore l o w  byte (min. ) 
$4 1301, d6 *load hours 
#$Ol,d6 *dec hour count 









AND.B #SO2 D3 *WAIT FOR PRIM. UNT. RDY 
BEQ B3 
MOVE. B #$00,$1A0013 *RESET UNIT RDY BIT 
*start time decrementation 
m0ve.b #$00,$la0021 *setup timer control reg 
m0ve.b 
m0ve.b $41403,$1a0029 *mid byte 
m0ve.b $41401,$1a0027 *high byte 




m0ve.b #$10,d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
m0ve.b #$00,d3 *load D3 with byte 1 
bsr HNDSHX *send byte 1 
move. b # S O 0  , d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 . 
move. b #$oo I d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$Ol,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #$OO , d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
bsr STATUS *check status and message in 
*delay to allow write after filemark 
move. b #$oo,$aoo21 *setup timer ctrl reg. 
move. b #$aa,$a002b *low byte of wait count 
m0ve.b #$aa,$a0029 *mid byte of wait count 
move. b #$10,$a0027 *high byte of count reg 
m0ve.b #$01,$a0021 *start counter 
$41405,$la002b *low byte of count 
* WRITE FMX wait 3 sec and send write 
swdly3 move. b $a0035, d5 *check for zero detect 
and. b #$Ol,d5 
beq swdly3 *proceed after 4 seconds 
BSCWT8 0 MOVE. B #$01,$1A0013 *SET UNIT RDY BIT 
MOVE. B $1A0013,D3 
AND.B #$02 ,D3 *WAIT FOR PRIM. UNT. R D Y  
BEQ BSCWT80 
MOVE. B #$00,$1A0013 *RESET UNIT RDY BIT 
move. b $41000, d3 *recall mult. 
move. b #$FF , d2 *I/O CTRL CODE 
AND.B D2 I D3 
MOVE. B D3, $A0005 *SEND TO PORT ADDR 
M0VE.B #$44,$A0011 *set stop and group select 
MOVE. B $41000, D3 
MOVE. B #$FF I D2 
AND.B D2 I D3 
M0VE.B D3,$A0007 
M0VE.B #$OO,$A0013 
M0VE.B #$46, $A0011 *SET KRITE BIT 
NOP 
m0ve.b #$44,$a0011 *enable reading stop 
NOP 
*turn on stop switch led 
M0VE.B #$OO,$A0007 
M0VE.B $41000,D3 
I M0VE.B #$1F,D2 
AND-B D2 , D3 



















move. b $1A001lld5 
5,375,221 
112 
and. b #$SO , d5 *mask for c/d 
bne delta 
bsr WRITE *start DMA write 
RTS 


























































$4 10 00 , d3 
#$FF , d2 
D2 , D3 
D3, $A0005 
$41000 , d3 
#$FF , d2 






$a0 0 13 ; d4 










D2 , D3 
D3 , $A0005 
$41000 , d3 
#$OO , d2 
D2 ,D3 
D3 , $A0007 
$A0013 , dl 
FWDSPWT 
#$8O , dl 
#$09,$A0011 
$41000, d3 
#$FF , d2 
D2,D3 
D3 , $A0005 
$41000 , d3 
#$FF,d2 
D2 , D3 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 1 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*set play gp bit 
*set play,fwdsp,REW 
*set write bit 
*read mode 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*I/O CTRL CODE 
*recall mult. 
*SEND TO PORT ADDR 
*mask for play 
*reset daves boards 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 







































































































$A0013 I dl 











$A0011 I d l  













*SEND TO PORT ADDR 
*set stop & play g-p 
*enable data tape led/read 
*set w r i t e  b i t  
*go into read mode 
*recal l  mult .  
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*branch t o  continuation proc. 
*FOR TEST 
*mask f o r  f w d  space 
*reset daves boards 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. LINT. RDY 
*RESET UNIT RDY BIT 
*branch to continuation prog. 
*mask for  unld 
*reset  daves boards 
*remove reset 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*reset daves bds 
#$08,$A0011 *remove daves reset 
NXTCONT 
$A0013 , d l  
FDSPWT3 
#$8O,dl *mask f o r  play 

































































































*I/O CTRL CODE 
*SEND TO PORT ADDR 
*set stop & play gp 
*enable data tape led/read 
*set write bit 
*go into read mode 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*branch to continuation proc. 
*MASK FOR REWIND 
*RESET DAVES BOARDS 
*MASK FOR REWIND 
*RESET DAVES BOARDS 
*mask for fwd space 
*reset daves boards 
*start SCSI command OOh (TEST UNIT READY) 
*subroutine to send test unit ready (OOh) command 
m0ve.b #$00,d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
move. b #$OO, d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
m0ve.b #$00,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
m0ve.b #$00,d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$OO, d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #$OO, d3 *load D3 with byte 5 










































































#$7e, d2 *load d2 w/reg.3 
#$03 , d3 *Id d3 w status 0 
WREG 
HNDREAD 
#$FF I d4 
SPL2 
*check for good status . 
#$fe,d2 
#$Of , d3 
WREG 
HNDREAD *hndshk msg.in 
RT2 4 




#$01,$1A0013 *SET UNIT R D Y  BIT 
$1A0013,D3 
#so2 I D3 *WAIT FOR PRIM. UNT. RDY 
BSCWT25 
#$00,$1A0013 *RESET UNIT RDY BIT 
dma 
FSPACE 
#$01,$1A0013 *SET UNIT RDY BIT 
$1A0013,D3 





















$4 10 00, d3 
#$FF, d2 
D2 , D3 
D3, $A0005 
*RESET UNIT RDY BIT 
*branch to continuation prog. 
*compare to primary 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*I/O CTRL CODE 
*recall mult. 
*SEND TO PORT ADDR 
#$08,$A0011 *SET PLAY GP BIT 
#$E8,$A0013 
#$OA,$A0011 *WRITE SET WRITE BIT 




$4 1000 , d3 
#$OO, d2 *I/O CTRL CODE 
D2 I D3 
D3, $A0007 
RWDWT2 
*SET PLAY,FWD SP,REV SP,REW BITS 
*recall mult. 




FSRSREW MOVE. B $41000,D3 *RECALL MULT. 
MOVE. B #$FF, D2 
AND.B 02, D3 
MOVE. B D3, $A0007 *SEND TO PORT ADDR 
move. b $41000,d3 *recall mult. 
move. b #$FF, d2 *I/O CTFG CODE 
AND.B D2, D3 
M0VE.B D3,$A0005 *SEND TO PORT ADDR 
M0VE.B #$08,$A0011 *SET PLAY GP BIT 
M0VE.B #$68,$A0013 *SET FWD S P , W  SP,REW BITS 
M0VE.B #$OA,$A0011 *WRITE SET WRITE BIT 
noP 
move. b #$08, $A0011 *enable reading of sw. s 
m0ve.b $41000,d3 *recall mult. 
m0ve.b #$OO,d2 *I/O CTRL CODE 
AND.B D2, D3 
M0VE.B D3,$A0007 *SEND TO PORT ADDR 
AND.B #$68, D4 
BEQ ASYNC3 
BRA FDSPWT2 
ASYNC3 MOVE. B $A0013 ,D4 
FDSPWT2 move. b $A0013 ,dl 
and. b #$40,dl *mask for fwd space 
bne RWDWT3 
m0ve.b #$09,$A0011 *reset daves boards 
RT14 bsr corn 
*start SCSI  command OOh (TEST UNIT READY) 
*subroutine to send test unit ready (OOh) command 
move. b #$OO , d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
m0ve.b #$00,d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
m0ve.b #$OO,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
m0ve.b #$OO,d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
m0ve.b #$00,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
m0ve.b #$00,d3 *load D3 with byte 5 

















BSCWT15 MOVE. B 
MOVE. B 
AND.B 
#$7e,d2 *load d2 w/reg.3 
#$03,d3 *Id d3 w status 0 
WREG 
HNDREAD 











#$01,$1A0013 *SET UNIT RDY BIT 
$1A0013,D3 
#$02, D3 *WAIT FOR PRIM. UNT. RDY 

















RVSPWT2 MOVE. B 
AND.B 
BNE 



















#$02 1 D3 
BSCWT16 
#$OO I $1A0013 
PFSRSREW 
$A0013 I D1 
RV SPWT 2 







#$02 I D3 
ABSCWTl 
#$00,$1A0013 







*RESET UNIT RDY BIT 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*branch to continuation prog. 
*MASK FOR REWIND 
*RESET DAVES BOARDS 
*SET UNIT RDY BIT 
*WAIT FOR PRIM. UNT. RDY 
*RESET UNIT RDY BIT 
*B4 (SPACE) 
*Subroutine to space forward one filemark 
B4 bsr dma *go through selection 
BSCWT19 MOVE. B #$01,$1A0013 *SET UNIT RDY BIT 
bsr . b FSPACE *space forward one f ilemark 
MOVE. B $1A0013 , D3 
AND.B #$02, D3 *WAIT FOR PRIM. UNT. RDY 
BEQ BSCWT19 
MOVE. B #$0OI$1A0013 *RESET UNIT RDY BIT 
* bra GPRSP *wait for another button 
*end subroutine fwdspace 
*subroutine to rewind the tape (Olh) 
REWIND move. b #$Ol,d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
move. b #$OO, d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
move. b #SO0 , d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b #$OO, d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$OO, d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #$OO, d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
bsr STATUS *check status and message in 
rts *return to calling routine 
*end rewind ( O l h )  command 




FSPACE move. b #$11, d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
move. b #$01, d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
m0ve.b #$00,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
m0ve.b #$00,d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
m0ve.b #$Ol,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
m0ve.b #$00,d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
bsr STATUS *check status and message in 
rts *return to calling routine 
*end space (Ilh) forward command 
uncomm bsr comm 
*end space (llh) backward command 
*subroutine to unload the tape (lbh) 
UNLOAD m0ve.b #$lb,d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
m0ve.b #$OO,d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
m0ve.b #$OO,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b #$OO, d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
m0ve.b #$00,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #SO0 , d3 *load D3 with byte 5 
I bsr HNDSHK *send byte 5 
* bsr STATUS *check status and message in 





















*end unload (lbh) 
#$7e, d2 *load d2 w/reg.3 
#$03, d3 *Id d3 w status 0 
WREG 
HNDREAD 
#$ff,d4 *check for good status 




HNDREAD *hndshk msg.in 
ungood *BRANCH TO REC TAPE GP 






*return to calling 'routine 
command 
*subroutine to write 2 filemarks (10h) 
FILEM move. b #$lo, d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
m0ve.b #$OO,d3 *load D3 with byte 1 
bsr HNCSHK *send byte 1 
5,375,221 
125 126 
move. b #$OO, d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b # $ O O ,  d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$02, d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #$00,d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 




*subroutine to space (llh) backward 
rspace bsr dma 
noP 
noP 
move. b #$1l,d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
move. b # S  0 1, d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
move. b #$FF, d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b #$FF, d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$FF, d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
m0ve.b #$OO,d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
bsr STATUS *check status and message in 
m0ve.b #$OO,$aOO21 *setup timer ctrl reg. 
m0ve.b #$aa,$a002b *low byte of wait count 
m0ve.b #$aa,$a0029 *mid byte of wait count 
m0ve.b #$10,$a0027 *high byte of count reg 
m0ve.b #$01,$a0021 *start counter 
and. b #$Ol,d5 
beq swdly2 *proceed after 4 seconds 
BSR dma 
*delay to allow fspace after rspace 




























*subroutine to send read (08h) 
READ move. b #$OS, d3 
bsr HNDSHK 
m0ve.b #$Ol,d3 
*load D3 with byte0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 . 
*send byte 5 
*check status and message in 
*return to calling routine 
*load D3 with byte 0 
*send byte 0 











*check status byte 
5,375,221 
128 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
in messages 
HNDSHK 
#$20 I d3 
HNDSHK 
#$c8 d3 






- ' *  bsr STATUS 
BSR WAITSUB 
m0ve.b #$08,$1A0011 
move. b $41000 ,d3 
move. b #$FF , d2 













*set phase to match (data in) 
*Start DMA Mode 




*start DMA initiator receive 









move. b #$01, $a0021, 
swdlylo move. b $a0035 I d5 
and. b #Sol I d5 
beq swdlylO 
*reset d/a counter 
*recall mult. 
*I/O CTRL CODE 
*SEND TO PORT ADDR 
*write 
*remove reset 
*load D2 with reg 3 
*load D3 with data for reg 3 
*write reg 3 (data in D3) 
*load D2 with reg 2 
*load D3 with data for reg 2 
*write reg 2 
*load D2 with reg 7 
*load D3 with data for reg 7 
*write reg 7 
*setup timer ctrl reg. 
*low byte of wait count 
*mid byte of wait count 
*high byte of count reg 
*start counter 
*check for zero detect 
*proceed after 4 seconds 
*wait for stop sw. depression 
STALL noP 
move. b $41000,d3 ' *recall mult. 
move. b #$1F, d2 *I/O CTRL CODE 
AND.B D2 ,D3 
M0VE.B D3,$A0005 *SEND TO PORT ADDR 
move. b $A0011, d5 *read current value 
and. b #$40,  d5 *mask contents of D5 








* bsr STATUS 
*wait for req active 







MOVE. B #$03 I D3 
NOP 




*flip flop reset 
*load d2 with reg 2 
*RESET DMAMODE BIT 
*REMOVED FOR MSG IN 
*remove flip f l o p  reset 
*LOAD D2 W/ REG. 4 
*chk for req active 
*LOAD D3 
*LOAD D2 
* HANDSHAKE ON REQ ACTIVE 




BSR ATNHND . 
BRA REQA2 
*wait for msg out phase 
MSG02 move. b #$fe,d2 
move. b #$Oe , d3 
bsr wreg 
*wait for phase change 
PHASE2 move. b $1A0011,d5 
and. b #$8G ,d5 
bne PHASE2 
m0ve.b #$f8,d2 
move. b #$06,d3 
bsr wreg 
bsr ATNHND 
MOVE. B #$FC, D2 





* MOVE. B #$09,$A0011 *RESET DAVES BDS NOP 
* MOVE. B #$08,$A0011 *REMOVE RESET 
I 
rts 
*end read (08h) command 
*return to calling routine 
*subroutine to send write ( O M )  
WRITE m0ve.b #$OAld3 *load D3 with byte 0 
bsr HNDSHK *send byte o 
move. b #sol, d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
move. b #$20 d3 *load D3 with byte 2 




move. b #$c8 , d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$55 , d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #$oo d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
noP 
*check status byte and read in messages 
* move. b 
* move. b 
* bsr 
* bsr 
* and. b 
* bne 
* move. b 

























*load d2 w/reg.3 
*Id d3 w status 0 
*check for good status 
*branch to blk g p  tape 
*hndshk msg.in 
*BRANCH TO REC TAPE GP 
*LOAD D3 
*LOAD D2 
* HANDSHAKE ON REQ ACTIVE 






*wait for msg out phase 
ABMSGO m0ve.b #$fe,d2 
m0ve.b #$Oe,d3 
bsr wreg 
*wait for phase change 
ABPHASE move. b $1A00111d5 
and. b #$gold5 
bne ABPHASE 
move. b #$f 8 , d2 
move. b #$06, d3 
bsr ATNHND 






. M0VE.B f$OO,D3 
*RESEND WRITE 
*LOAD D2 W/ REG. 4 
*badsns M0VE.B #$FE,D2 * MOVE. B #$OF.D3 
*MSG. IN AFTER SPACE STATUS 
* BSR WREG . 
* BSR HNDREAD 
* bsr reqsens 
5,3 75,22 1 
133 134 
* bra  B3 
*set phase t o  match da ta  ou t  
goodsns nop 








AND.B #$02 D3 *WAIT FOR PRIM UNIT RDY 
BEQ BSCWT70 














b s r  
$41000 I d3 
#$7f I d2 
d2 I d3 
d3,$la0005 




#$oo I d3 
*loop f o r  da t a  out  phase 
*mode move. b #$0 I d6 
* bsr RREG 
* =mP d6, d5 
* bne mode 
*check f o r  eop reset high 
*eoprst  move. b $120013,d5 
* and. b #$80,d5 * beq eoprs t  








AND.B #so2 I D3 
BEQ BSCWT58 
M0VE.B #SO0 I $1A0013 
*S ta r t  DMA Mode 
*asse r t  d a t a  
move. b #$f c I d2 
move. b #$09 I d3 
b s r  WREGD 
m0ve.b #$20 ,$1A0011  
*set DMA mode b i t  
move. b #$fa I d2 
move. b #$02 d3 
b s r  WREGD 
* reca l l  mu l t ip l i e r  
*send t o  po r t  addr 
*reset  f i f o  
*remove f i f o  reset 
*load d2 with r eg  3 
*load d3 with da ta  f o r  r e g  3 
*READ REG 3 
*check eop b i t  
*SET UNIT RDY BIT  
*WAIT FOR PRIM UNIT RDY 
*RESET UNIT RDY BIT 
*load D2 with r eg  1 
*load D3 with data  f o r  r e g  1 
* w r i t e  r eg  1 
*load D 2  with r eg  2 
*load D 3  with . da t a  f o r  r eg  2 




*start DMA send 
m0ve.b #$fd,d2 *load D2 with reg 5 
m0ve.b #$00,d3 *load D3 with data for reg 5 
bsr WREGD *write reg 5 
noP 
noP 
*data transfer begins 
*procedure to decrement time after appropriate no. of iterations 
EOP2 MOVE. B $lA0035,D5 *CHECK FOR ZERO DETECT BIT 
AND.B #$01 , D5 
BEQ STOPCHK 
M0VE.B #$00,$1A0021 *HALT COUNTER 
M0VE.B #$FF,$lAO02B *LOW BYTE OF COUNT REG 
M0VE.B #$FF,$lA0029 *MID BYTE COUNT REG 
M0VE.B #$FF,$lA0027 *HIGH BYTE OF COUNT REG 
M0VE.B #$01,$1A0021 *START COUNTER 
NOP 
M0VE.B #$01,$1A0021 *START COUNTER 
BSR DECTIME 
M0VE.B #$44,$A0011 *RESET STOP 
M0VE.B #$46,$A0011 *SET WRITE BIT 













*BSCWT59 M0VE.B * MOVE. B 
* AND.B 
* BEQ 



















$41000 , D3 
#$lF, D2 
D2 , D3 
D3, $A0005 *STOP BIT INPUT 
$A0 011, D1 *READ CURRENT VALUE 
#$40,D1 *MASK CONTENTS OF 05 
EOP2 *LOOP UNTIL EOP2 GOES HIGH 
$1A002Ff$41401 *STORE HIGH BYTE 
$lA0031,$41403 *STORE MID BYTE 
$lA0033,$41405 *STORE LOW BYTE 
#Sol, $1A0013 
$1A0013,D3 





#SO0 , d3 
#$05,$A0011 
#$7a , d2 




#$03 , D3 
#$FC, D2 
wreg 
*SET UNIT RDY BIT 
*WAIT FOR PRIM UNIT RDY 
*RESET UNIT RDY BIT 
*flip flop reset 
*load d2 with reg 2 
*RESET DMAMODE BIT 
*RESET SW BOARDS 
*REMOVE SW BD RESET 
*REMOVED FOR MSG IN 






* HANDSHAKE ON REQ ACTIVE 
REQA 
*wait f o r  
MSGO 
*wait f o r  
PHASE 




B SR ATNHND 
BRA. REQA 
msg out phase 




move. b $1A0011,d5 







MOVE. B #$FC I D2 
MOVE. B #so0 I D3 
BSR WREG 
*DEASSERT ATN 
* WRITE FILEMARK 
* BSR COMM 
* bsr f ilem 
*end write ( O A h )  command 
*subroutine to send request sense 
*set phase to match (data out) 
reqsens m0ve.b #$fe,d2 *load D2 with reg3 
*Detect -BSY high 
HI bsr RREG *read reg 4 (put data inD5) 
*assert target ID 
rts *return to calling routine 
move. b #so0 I d3 *load 03 with data for reg3 
bsr WREG *write reg 3 (data in D3) 
move. b #$f 9 I d2 *load D2 with reg 4 
and. b #$40,d5 *mask contents of D5 
bne HI *loop until bit 6=0 
move. b #$Olld3 *load D3 with data for reg o 
move. b #$f 8, d2 *load D2 with reg 0 
bsr WREG *write reg 0 (data in D3) 
move. b #$01 I d3 *load D3 with data for reg 1 
move. b #$f c, d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
m0ve.b #$07,d3 *load D3 with data for reg 1 
move. b #$fc,d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
*detect -BSY low 
m0ve.b #$f9,d2 *load D2 with reg 4 
LOW10 bsr RREG *read reg 4 (put data in D5) 
and. b # $ 4  0, d5 *mask contents of D5 D5 
beq LOW10 *loop until bit 6=1 
*Deassert -SEL line 
m0ve.b #$fc,d2 *load D2 with reg 1 
move. b #SO2 I d3 *load D3 with data for reg 1 
bsr WREG *write reg 1 (data in D3) 
*assert -SEL line & -ATN line & assert data 















move. b #$03, d3 
bsr HNDSHK 










*SET PHASE TO MATCH DATA IN 
m0ve.b #$fe,d2 
m0ve.b #$Ol,d3 
bsr m e 9  
*send (80h) identify message 
*Deassert -ATN line 
*set phase to match (command) 
*start command 











*load D2 with reg 3 
*load D3 with data for reg 3 
*write reg 3 (data in D3) 
*load D2 with reg 0 
*load D3 with data for reg 0 
*write reg 0 (data in D3) 
*send command (80h) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*ite reg 1 
*load D2 with reg 3 
*load D3 with data for reg 3 
*write reg 3 (data in D3) 
*load D3 with .byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*load d2 with reg 3 
*load d3 with data for reg 3 
*subroutine to send mode select (15h) command 
*start command 
MODESEL m0ve.b #$15,d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
m0ve.b #$OO,d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
m0ve.b #$00,d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
m0ve.b #$00,d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
m0ve.b #$08,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
m0ve.b #$OO,d3 *load D3 with byte 5 
bsr HNDSHK *send byte 5 
m0ve.b #$fe,d2 *load D2 with reg 3 
m0ve.b #$OO,d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 
*end SCSI command 
*set phase to match (data out) 
141 





















#$OO I d3 
HNDSHK 
#$OO I d3 
HNDSHK 
#$lo I d3 
HNDSHK 
#$OO I d3 
HNDSHK 
#$OO I d3 
HND SHK 
#$OO I d3 
HNDSHX 
#$A6 I d3 
HNDSHK 




*load D3 with byte 0 
*send byte 0 
*load D3 with byte 1 
*send byte 1 
*load D3 with byte 2 
*send byte 2 
*load D3 with :byte 3 
*send byte 3 
*load D3 with byte 4 
*send byte 4 
*load D3 with byte 5 
*send byte 5 
*motion threshold 
*send byte 6 
*load D3 with byte 7 
*send byte 7 
*check status and message in 
*return to calling routine 
*end mode select (15h) command 
TAPOUT bsr corn 
*subroutine to send test unit ready (OOh) command 
TEST move. b #$OO I d3 *load D3 with byte 0 
bsr HNDSHK *send byte 0 
move. b #$OO I d3 *load D3 with byte 1 
bsr HNDSHK *send byte 1 
move. b #$OO, d3 *load D3 with byte 2 
bsr HNDSHK *send byte 2 
move. b #$OO I d3 *load D3 with byte 3 
bsr HNDSHK *send byte 3 
move. b #$00,d3 *load D3 with byte 4 
bsr HNDSHK *send byte 4 
move. b #SO0 , d3 *load D3 with byte 5 
bsr HNDSHK 
noP 
move. b #$7e, d2 *load d2 w/reg.3 
move. b #$03, d3 *Id d3 w status 0 
bsr WREG I 
bsr HNDREAD 
and. b #$ff ,d4 *check for good status 
beq TR3 *branch to MSG.IN GOOD 
m0ve.b #$fefd2 
move. b #$Off d3 
BSR WREG 
BSR HNDREAD *hndshk msg.in 
BRA tapout *RETRANSMIT TUR 
move. b #$fe,d2 
move. b #$Of, d3 
BSR WREG 
BSR HNDREAD ' 
rts *return to calling routine 
*hndshk msg.in 
*subroutine fordrive hndshk wait 















AND.B #$02 ,D3 *WAIT FOR PRIM. UNT. RDY 
BEQ wait sub 
move. b $la0013,d3 
and. b #$02 ,d3 
beq waitsub 




*subroutine to go from bus free phase through selection phase to 
* command phase and right up to sending the command 
*set phase to match (data out) 
COMM m0ve.b #$fe,d2 *load D2 with reg 3 
*Detect -BSY high 
HIGH bsr RREG *read reg 4 (put data in D5) 
*assert target ID 
move. b #SO0 , d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
m0ve.b #$f9,d2 *load D2 with reg 4 
and. b #$40,d5 *mask contents of D5 
bne HIGH *loop until bit 6=0 
m0ve.b #$Ol,d3 *load D3 with data for reg 0 
move,b #$f8,d2 *load D2 with reg 0 
bsr WREG *write reg 0 (data in D3) 
move. b #$01, d3 *load D3 with data for reg 1 
m0ve.b #$fc,d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
move. b #$07 ,  d3 *load D3 with data for reg 1 
m0ve.b #$fc,d2 *load D2 with reg 1 
bsr WREG *write reg 1 (data in D3) 
*detect -BSY low 
m0ve.b #$f9,d2 *load D2 with reg 4 
LOW2 bsr RREG *read reg 4 (put data in D5) 
and. b #$40,  d5 *mask contents of D5 
beq LOW2 *loop until bit 6=1 
*Deassert -SEL line 
m0ve.b #$fc,d2 *load D2 with reg 1 
m0ve.b #$02,d3 *load D3 with data for reg 1 
bsr WREG *write reg 1 (data in D3) 
m0ve.b #$fe,d2 *load D2 with reg 3 
m0ve.b #$Oe,d3 *load D3 with:data for reg 3 
bsr WREG *write reg 3 (data in D3) 
m0ve.b #$f8,d2 *load D2 with reg 0 
move. b #$80,d3 *load D3 with data for reg o 
bsr WREG *write reg 0 (data in D3) 
bsr HNDSHK *send command (80h) 
m0ve.b #$fc,d2 *load D2 with reg 1 
m0ve.b #$00,d3 *load D3 with data for reg 1 
bsr WREG *write reg 1 
m0ve.b #$fe,d2 *load D2 with reg 3 
*assert -SEL line & -ATN line & assert data 
*set phase to match (message out) 
*send (80h) identify message 
*Deassert -ATN line 




move. b #$Oaf d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
rts *return to calling routine 
*end subroutine COMM 
*subroutine to go from bus free phase through selection phase to 
* command phase and right up to sending the command 
*in DMA mode 
*set phase to match (data out) 
DMA m0ve.b #$fe,d2 
move. b # $ O O  d3 
bsr WREG 
m0ve.b #$f9,d2 
and. b #$40fd5 
bne HIGH2 
*detect -BSY high 
HIGH2 bsr RREG 




move. b #$01, d3 
m0ve.b #$fc,d2 
bsr WREG 
*assert select line & assert data 
move. b #$05 d3 
move. b #Sfc,d2 
bsr WREG 
*detect -BSY low 
m0ve.b #$f9,d2 
LOW3 bsr RREG 
and. b # % O r  d5 
beq LOW3 
*Deassert -SEL line 
move. b #$f c, d2 
m0ve.b #$00,d3 
bsr WREG 
*set phase to match (command) 
m0ve.b #$fe,d2 
move. b #$Oaf d3 
bsr . b WREG 
rts 
*end subroutine DMA 
*load D2 with reg 3 
*load D3 with data for reg 3 
*write reg 3 {data in D3) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until bit 6=0 
*load 03 with data for reg 0 
,*load D2 with reg 0 
*write reg 0 (data in D3) 
*load D3 with data for reg 1 
*load D2 with reg 1 
*write reg 1 (data in D3) 
*load D3 with data for reg 1 
*load D2 with reg I 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until bit 6=1 
*load D2 with reg 1 
*load D3 with data for reg I 
*write reg 1 (data in D3) 
*load D2 with reg 3 
*load D3 with data fo r  reg 3 
*write reg 3 (data in D3) 
*return to calling routine 
*subroutine to read in status byte and message from tape 
*set phase to match (status) 
STATUS move. b #$7ef d2 *load D2 with reg 3 
. 
move. b #$03, d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
bsr HNDREAD *handshake status byte 
* and. b #$ff,d4 *check for good status 
* bne WARNING *branch if not good status 
* 
*set phase to match (message in) 
move. b #$f e, d2 *load D2 with reg 3 
move. b #$Of ,d3 *load D3 with data for reg 3 
bsr WREG *write reg 3 (data in D3) 
bsr HNDREAD *handshake message in byte 
and. 1 #$ffffffff,d4 *set condition code register 
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* bne WARNING *branch if not command complete 
rts *return to calling subroutine 
*end subroutine STATUS 
*subroutine to handle a warning 
*WARNING m0ve.b #$00,al *load address of warning light 
* m0ve.b #$ff ,d2 *load value to light light 
* move. b d2 , hl *activate light 
* stop # O O  *stop executing commands 
* bra WAIT *start program at beginning 
*end subroutine warning 
*subroutine to read in bytes of data into D4 
*this routine not necessary if only DMA mode is used 
HNDREAD move. b #$7 9 , d2 *load D2 with reg 4 
REQ3 bsr RREG *read reg 4 put data in D5) 
and. b #$20,d5 *mask contents of D4 
beq REQ3 r *loop until -REQ goes high 
m0ve.b #$78,d2 . *load D2 with reg 0 
bsr RREG *read reg 0 (put data in D5) 
move. b d5 , d4 *store d5 in d4 
m0ve.b #$7c,d2 *load D2 with reg 1 
m0ve.b #$10,d3 *load D3 with data for reg 1 
bsr . b WREG *write reg 1 (data in D3) 
move. b #$79 , d2 *load D2 with reg 4 
bsr RREG *read reg 4 (put data in D5) 
and. b #$20 d5 *mask contents of ~5 
bne REQ4 *loop until -REQ goes low 
m0ve.b #$7c,d2 *load D2 with reg 1 
move. b #SO0 , d3 *load D3 with data for reg 1 
bsr . b WREG *write reg 1 (data in D3) 
rts *return to calling routine 
*end subroutine HNDREAD 
REQ4 
*subroutine to write to the reg contained in D2 
WREG proc 
m0ve.b #$80,$12000d *set port A to submode lx 
m0ve.b #$ff,$120005 *set port A to all outputs 
m0ve.b d3,$120011 *send register number 
m0ve.b d2,$120013 *send d2 
and. b #$4f,d2 *assert CS line 
m0ve.b d2,$120013 
and. b #$771d2 *assert IOW line 
m0ve.b d2,$120013 *send D2 
0r.b #$201d2 *deassert CS line 
m0ve.b d2,$120013 *send D2 
0r.b #$O8 , d2 *deassert IOW line 
m0ve.b d2,$120013 *send D2 
' rts *return to main procedure 













d3,$120011 *send reg. no. 
d2,$120013 *send d2 
d2,$120013 
#$f7 I d2 
d2,$120013 
#$20,d2 
*set port A to submode lx 




0r.b #$OS I d2 
m0ve.b d2,$120013 
rts 
*end subroutine wregd 
*subroutine to read 


















#$cf I d2 
d2,$120013 
























































#$01 I d3 
WREG 
#$fc, d2 
#$I1 I d3 
WREG 
#$f 9, d2 
RREG 









#$f 8, d2 
WREG 
#$f c I d2 









#$fc I d2 
#$02, d3 
WREG 
*end subroutine FGtEG 
*subroutine to handshake with S C S I  
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*set port A to submode lx 
*set port A to all inputs 
*send register number 
*deassert CS line 
*send D2 
*deassert IOR line 
*send D2 
*send port A data from D3 
*assert CS line 
*send D2 
*assert IOR line 
*send D2 
*return to main procedure 
bus (data already in D3) 
*load D2 with reg 4 
*read reg 4 
*mask contents of D5 
*loop until -REQ goes high 
*load D2 with reg 0 
*write reg 0 (data in D3) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data in D5) 
*mask contents of D5 
*loop until -REQ goes low 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*return to calling procedure 
*load D2 with reg 4 
*read reg 4 
*mask contents of D5 
*load D2 with reg 0 
*write reg 0 (data in D3) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 1 
*load D3 with data for reg 1 
*write reg 1 (data in D3) 
*load D2 with reg 4 
*read reg 4 (put data inD5) 
*mask contents ofD5 
*loop until -REQ goeslow 
*load D2 with regl 
*load D3 with data for regl 
*write reg 1 (data inD3) 
*return to calling procedure 
*loop until -REQ goes high 
1 L l  
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We claim: 
1. A stand-alone storage control system for control- 
ling storage onto a medium of data obtained by a real 
time data acquisition system, said storage control sys- 
tem comprising: 
data input means for receiving digital data in serial 
format as input from the data acquisition system 
and converting the digital data to parallel format; 
a storage interface, operatively connected to said data 
input means and the storage medium, and operating 
the storage medium to store the digital data re- 
ceived from said data input means; 
user control means for receiving a user control input 
and displaying a user status output; and 
storage control means for controlling operation of the 
storage medium by said storage interface by pro- 
viding storage control instructions to said storage 
interface in accordance with the user control input, 
the storage control system operating independent 
of any computer system. 
2. A storage control system as in claim 1, wherein 
said storage control means provides write instructions 
to said storage interface when the user control input is 
a record request. 
3. A storage control system as in claim 1, wherein 
said storage control means provides read instructions to 
said storage interface when the user control input is a 
play request. 
4. A storage control system as in claim 1, wherein 
said storage control means provides a storage status 
based on storage information obtained from said storage 
interface and said user control means displays the user 
status output in accordance with the storage status. 
5. A storage control system as in claim 4, wherein 
said storage control means calculates a remaining re- 
cording time based on a predetermined data transfer 
rate, and the remaining recording time is output to the 








6. A storage control system as in claim 1, wherein the 40 
storage medium comprises multiple storage drives, said 
storage interface comprises multiple interface cards 
each connected to a corresponding one of the multiple 
storage drives, and said storage control means com- 
prises multiple microprocessors, each connected to a 45 
corresponding one of the interface cards and providing 
enable instructions to one of the multiple interface cards 
when the user control input designates one of the multi- 
ple drives, to enable the designated one of the multiple 
drives to be operated by said storage interface. 
7. A storage control system as in claim 1, wherein 
said storage control means provides instructions to the 
storage interface to write to the storage medium a run 
number selected as the user control input. 
8. A storage control system as in claim 1, wherein 
said storage interface comprises a small computer sys- 
tems interface. 
9. A storage control system as in claim 1, wherein 
.said data input means comprises multiple data input 60 
cards, connected to and providing input to said storage 




ing multiple input channels from the data acquisition 
system. 
10. A storage control system as in claim 9, wherein 
each of the multiple data input cards has a correspond- 
ing card address, and the data input means places the 
digital data onto one of the input cards only when an 
input channel address corresponds to the card address 
of the corresponding one of the input cards. 
11. A storage control system as in claim 10, further 
comprising digital to analog conversion means, opera- 
tively connected to said storage interface and to the 
storage medium, for converting the digital data stored 
on the storage medium to analog output data, and 
wherein said storage control means provides a storage 
status based on the analog output data to said user con- 
trol means to be displayed as a user status output, in 
accordance with the analog output data. 
12. A storage control system as in claim 11, wherein 
said digital to analog conversion means comprises mul- 
tiple digital to analog converters each corresponding to 
one of the multiple input channels and providing the 
analog output data for each channel to said user control 
means as the user status output. 
13. A method of controlling storage onto a storaee 
medium of data obtained by a real time data acquisition 
system, by controlling a stand-alone storage interface 
which operates the storage medium, said method com- 
prising the steps of: 
(a) converting digital data receive from the data ac- 
quisition system in serial format to a parallel for- 
mat; 
(b) receiving a user control input; and 
(c) controlling operation of the stand-alone storage 
interface to store the digital data on the storage 
medium in accordance with the user control input. 
14. A method as in claim 13, wherein step (c) com- 
prises providing load storage instructions to the storage 
interface in accordance with the user control input. 
15. A method as in claim 13, wherein step (c) com- 
prises providing write instructions to said storage inter- 
face when the user control input is a record request. 
16. A method as in claim 13, wherein step (c) com- 
prises providing read instructions to said storage inter- 
face when the user control input is a play request. 
17. A method as in claim 13, wherein step (c) com- 
prises providing enable instructions to one of multiple 
interface cards to enable a corresponding one of multi- 
ple storage drives. 
18. A method as in claim 13, wherein step (c) com- 
prises providing instructions to the storage interface to 
write to the storage medium a run number selected as 
the user input. 
19. A method as in claim 13, further comprising the 
step (d) of displaying user status output in accordance 
with storage data output by the storage interface. 
20. A method as in claim 19, further comprising the 
step (e) of calculating a remaining record time based on 
a predetermined data transfer rate, and wherein step (d) 
comprises displaying the user status output to indicate 
the remaining recording time. * * * * *  
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